Sony HCD-NXM4D Service Manual page 67

Display side
Table of Contents

Advertisement

QQ
3 7 63 1515 0
• IC Pin Function Descriptions
• IC207 ZIVA5X-C2F (DVD SYSTEM PROCESSOR) (DMB07 BOARD)
Pin No.
Pin Name
1
2
3 to 11
HD15 to HD7
12
13
14 to 19
HD6 to HD1
20
21
22
23
HDTACK
24
25
WEH.UDS
26
WEL.LDS
27
28
29
30
31
32
33 to 42
MA9 to MA0
TE
43
L 13942296513
44
45, 46
MA10,MA11
47
48
49
50
51
52
53
54
55
56
57 to 60
MD0 to MD3
61
62
MDQM0
63
64 to 71
MD6 to MD11
72
73
MDQM1
74
75 to 78
MD12 to MD15
www
79
80
81 to 84
MD16 to MD19
.
85
86
MDQM2
87
http://www.xiaoyu163.com
I/O
VDDP
Power supply terminal (+3.3V) (I/O signal)
HA1
I/O
Address bus
I/O
Data bus (address signal multiplexed)
VDDP
Power supply terminal (+3.3V) (I/O signal)
GNDP
Ground terminal (I/O signal)
I/O
Data bus (address signal multiplexed)
VDDP
Power supply terminal (+3.3V) (I/O signal)
GNDP
Ground terminal (I/O signal)
HD0
I/O
Data bus (address signal multiplexed)
I/O
Acknowledge signal input/output for host data transfer (not used)
HIRQ0
I
Interrupt signal input for Medusa (not used)
I/O
Host upper data strobe signal output (not used)
I/O
Host lower data strobe signal output (not used)
HREAD
I/O
Read/write strobe signal output (not used)
GPIO0
I/O
Jig detection port (pull-up)
GND
Ground terminal (inside core)
VDD
Power supply terminal (+1.8V) (inside core)
GND25
Ground terminal (SDRAM I/O signal)
VDD25
Power supply terminal (+3.3V) (SDRAM I/O signal)
O
SDRAM address bus
GND25
Ground terminal (SDRAM I/O signal)
VDD25
Power supply terminal (+3.3V) (SDRAM I/O signal)
O
SDRAM address bus
BA1
O
SDRAM bank select 1 signal output
BA0
O
SDRAM bank select 0 signal output
MCS0
O
SDRAM chip select 0 signal output
MCS1
O
Not used
MRAS
O
SDRAM row address strobe signal output
MCAS
O
SDRAM column address strobe signal output
MWE
O
SDRAM write enable signal output ("H" : read, "L" : write)
GND25
Ground terminal (SDRAM I/O signal)
VDD25
Power supply terminal (+3.3V) (SDRAM I/O signal)
MCLK
O
SDRAM Clock output
I/O
SDRAM data
GND25
Ground terminal (SDRAM I/O signal)
O
Byte read /write mask signal 0 output
VDD25
Power supply terminal (+3.3V) (SDRAM I/O signal)
I/O
SDRAM data
GND25
Ground terminal (SDRAM I/O signal)
O
Byte read /write mask signal 1 output
VDD25
Power supply terminal (+3.3V) (SDRAM I/O signal)
I/O
SDRAM data
GND
Ground terminal (inside core)
x
ao
VDD
Power supply terminal (+1.8V) (inside core)
y
I/O
SDRAM data
i
GND25
Ground terminal (SDRAM I/O signal)
O
Byte read /write mask signal 2 output
VDD25
Power supply terminal (+3.3V) (SDRAM I/O signal)
http://www.xiaoyu163.com
8
Q Q
3
6 7
1 3
u163
.
2 9
9 4
2 8
Description
1 5
0 5
8
2 9
9 4
m
co
HCD-NXM4D
9 9
2 8
9 9
67

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents