Yamaha Portatone PSR-550 Service Manual page 14

Hide thumbs Also See for Portatone PSR-550:
Table of Contents

Advertisement

PSR-550
HD6437042AF90F (XZ787100) CPU
PIN
NAME
I/O
NO.
1
TIOC4/DACK0/PE14
I/O
2
PE15
O
3
VSS
I
4
A0
O
5
A1
O
6
A2
O
7
A3
O
8
A4
O
9
A5
O
10
A6
O
11
A7
O
12
A8
O
13
A9
O
14
A10
O
15
A11
O
16
A12
O
17
A13
O
18
A14
O
19
A15
O
20
A16
O
21
VCC
I
22
A17
O
23
VSS
I
24
/RAS/PB2
I/O
25
/CASL/PB3
I/O
26
/CASH/PB4
I/O
27
VSS
I
28
/RDWR / PB5
I/O
29
A18//BACK/PB6
I/O
30
A19//BREQ/PB7
I/O
31
A20/PB8
O
32
A21/PB9
O
33
VSS
I
34
/RD
O
35
/WDTOVF
O
36
/WRH/PA13
O
37
VCC
I
38
/WRL
O
39
VSS
I
40
/CS1
O
41
/CS0
O
42
I/O
/IRQ3/TCLKD/PA9
43
I/O
TCLKC//IRQ2 /PA8
44
/CS3
O
45
/CS2
O
46
I/O
/IRQ1/PA5/SCK1
47
O
TXD1/PA4
48
RXD1
I
49
/IRQ0/PA2
I/O
50
TXD0
O
51
RXD0
I
52
D15
I/O
53
D14
I/O
54
D13
I/O
55
VSS
I
56
D12
I/O
14
FUNCTION
MTU I/O / DMA acknowledge / Port E
Port E
Ground
Address bus
Power supply
Address bus
Ground
Row address strobe / Port B
Column address strobe (low) / Port B
Column address strobe (high) / Port B
Ground
DRAM read / write / Port B
Address bus / Bus acknowledge / Port B
Address bus / Bus request / Port B
Address bus/ Port B
Ground
Read
Watch dog timer overflow
High write / Port A
Power supply
Low write
Ground
Chip select
Chip select
Interrupt request / Timer clock/ Port A
Timer clock / Interrupt request / Port A
Chip select
Chip select
Interrupt request / Port A / Serial clock
Data transmission / Port A
Data reception
Interrupt request / Port A
Data transmission
Data reception
Data bus
Ground
Data bus
PIN
NAME
I/O
NO.
57
D11
I/O
58
D10
I/O
Data bus
59
D9
I/O
60
D8
I/O
61
VSS
I
Ground
62
D7
I/O
63
D6
I/O
Data bus
64
D5
I/O
65
VCC
I
Power supply
66
D4
I/O
67
D3
I/O
68
D2
I/O
Data bus
69
D1
I/O
70
D0
I/O
71
VSS
I
Ground
72
XTAL
I
Crystal oscillator
73
MD3
I
Mode control
74
EXTAL
I
Crystal oscillator
75
MD2
I
Mode control
76
NMI
I
Non-maskable interrupt request
77
VCC
I
Power supply
78
MD1
I
Mode control
79
MD0
I
Mode control
80
PLLVCC
I
PLL Power supply
81
PLLCAP
I
PLL capacitor
82
PLLVSS
I
PLL Ground
83
PA15 / CK
O
Port A / Clock
84
/RES
I
Power on reset
85
PE0/DREQ0
I/O
Port E / DMA request
86
PE1/DRAK0
O
Port E / DMA acknowledge
87
PE2
O
88
PE3
O
Port E
89
PE4
O
90
VSS
I
Ground
91
PF0 / AN0
I
92
PF1 / AN1
I
93
PF2 / AN2
I
Port F / Analog input
94
PF3 / AN3
I
95
PF4 / AN4
I
96
PF5 / AN5
I
97
AVSS
I
Analog ground
98
PF6 / AN6
I
Port F / Analog input
99
PF7 / AN7
I
100
AVCC
I
Power supply
101
VSS
I
Ground
102
PE5
O
Port E
103
VCC
I
Power supply
104
PE6
I/O
105
PE7
I/O
106
PE8
I/O
Port E
107
PE9
O
108
PE10
O
109
VSS
I
Ground
110
PE11
O
Port E
111
PE12
O
/MRES/PE13
112
I
Manual reset / Port E
DM : IC100
FUNCTION

Advertisement

Table of Contents
loading

Table of Contents