Sanyo DC-PT80 Service Manual page 19

Dvd micro system
Table of Contents

Advertisement

IC BLOCK DIAGRAM & DESCRIPTION
IC201 ZR36707TQC(Read channel I/O)
DVDRFP
ATT
DVDRFN
MUX
RFSIN
4
SIG R b7-4
ATT
2
RFC R b7-6
INPUT IMP SEL
SIG R b3
INPUT SEL
W/LPF
A
GCA
A
W/LPF
B
CD_A
GCA
W/LPF
C
B
GCA
W/LPF
D
MUX
CD_B
GCA
C
GCA
CD_C
GCA
D
GCA
CD D
GCA
3
SIG R b2-0
12dB is added
@high gain mode (CDR b5=1)
PDC R b3
4D
CD/DVD
SUM
6dB is added
@high gain mode (CDR b5=1)
CD _E
GCA
CD_F
GCA
3
RFC R b2-0
12dB is added
@high gain mode (CDR b5=1)
A2
EQ
GCA
B2
GCA
EQ
GCA
EQ
C2
GCA
EQ
D2
3
RFC R b2-0
TRC R2 b6-4
DPD EQ
CC R b5
APC SEL
CD R b4
DVD/CD
LD H/L
DVD PD
Dual A PC
CD PD
FCC R b6-0
FBC R b6-0
INPUT
BIAS
AGC
2
RFC R b5-4
INOUT IMP SEL
SSOUT
Clamp & Env
2
CA R b1-0
Env/Clamp
B+D
Tenvb
SUM
Amp.
A+C
SIG R b2-0
12dB is added
@high gain mode (CDR b5=1)
A+D
B+C
TOPHLD
TOPHLD
RESUM
+-3dB
+/-4dB
GCA
CD R b5
4
High gain
TRC R2 b3-0
3B
Comp.
PHASE
DETECTOR
PHASE
DETECTOR
VC
3
TRC R b6
DPD COMP HYS ON
CTC R b5-4
MEVO SEL
Btm Env
2
MUX
MUX
Btm clamp
& clip
14
PROGRAMMABLE
EQUALIZER
FULL WAVE
FILTER
REC TIFIER
DIFFERENTIATOR
AGCO
2
Level
CA R b3-2
DAC
SIGDET
70kHz
LPF
GCA +/-4dB
4
FOC R b7-4
FS gain
5
PIO R b4-0
Ploffset
70kHz
Offset
LPF
cancel
CTC R b7
BCA DET
Offset
cancel
4
CE R b4-0
CE offset
3
CF R b2-0
CE-ATT
CF R b3
CEPOL
MUX
LPE
PDC R b3
TRC R2 b7
CD/DVD
CP/CN
Low Inp
CH R b7-6
Mirr Defect
Comp ATT
MRC R2 b7-0
MRC R b6-4
droop rate
CONTROL
Mirr Comp
control
Signals
ATT Level
To each block
2
3
TOP HLD
ATT
TOP ENV
MUX
ATT
MUX
ofset
BTM HLD
Vref
BTM ENV
MUX
- 18 -
RFC R b3
AGC HOLD
CG R b1
OUTPUTINHIBIT
AGC
CHARGE
PUMP
CC R b4-0
FE offset
5
+/-6db 4bit
Offset
GCA
cancel
4
FOC R b3-0
FO Gain
TOPHLD
COMP
2
DAC
CB R b3-2
CB R b1-0
CGR b0
OUTPUT IN HIBIT
CTC R b3-0
CO gain
4
CB R b5-4
TE MAS sel
GCA
0+-8dB, 4bit
P1
FE
TE
CE
V25
V125
V25/3
3
PIO R b7-5
LPE
ATT
Pol.sel
Buf (-12dB)
SUB
Offset
TE
GCA
cancel
RST
6
3
TRC R b5-0
CFR b7-5
CFR b4
TR offset
TR Gain
for TE, FE & CE output ret.
CEFDB
for Ploutput ref.
V25/3
V25/2
VCI for servo
VC
CD R b3
SERIAL PORT
REGISTER
GCA
V33 for Output buff
CC R b7
MUX
CD R b7
DISK DET
LINKEN
CG R b5-4
Gain
CD R b6
HLDEN
BYP
RX
FE
PII
PI
TPH
SEL
DFT
2
RFDC
SEL
2
CE
MON
SEL
MNTR
LPC
LCN
CP
CN
TE
V125
CD R b2
V25
VC
SDEN
SDATA
SCLK
V33

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents