Circuit Description - Kenwood DVR-8100 Service Manual

Kenwood dvd/av receiver service manual
Hide thumbs Also See for DVR-8100:
Table of Contents

Advertisement

DVR-8100
QQ
3 7 63 1515 0
1. Pin Description of MPEG Processor IC (DVD & VIDEO IC61)
Pin No.
PIOs and communication
1
PIO2(5) RGB SEL(BLANK)
2
PIO2(6) VIDEO MUTE
3
PIO2(7) 16: 9 INDICATOR
6
PIO3(0) SCART H (TV/AUX)
7
PIO3(1)
8
PIO3(2)
9
PIO3(3)
10
PIO3(4) IR REMOCON
11
PIO3(5)
12
PIO3(6)
13
PIO3(7) DVD RESET
Front-end
16
B DATA
17
B BCLK
18
B FLAG
19
B SYNC
Reserved
20
B WCLK
21
B V4
22
NRSS OUT
23
VDD RGB
24
VSS RGB
TE
Video DAC
L 13942296513
25,26,27
B/G/R (OUT)
28
V REF RG
29
I REF RG
30
VDD YCC
31
VSS YCC
32~34
Y/C/CV (OUT)
35
V REF YCC
36
I REF YCC
PIOs and communication
39
PIO4(0)HP MUTE
40
PIO4(1)
41
PIO4(2)
42
PIO4(3) DAC RESET
43
PIO4(4) PLL CS
44
PIO4(5) DAC CLOCK
45
PIO4(6) DAC DATA
46
PIO4(7) DAC CS
Audio DAC
48
VDD PCM
49
VSS PCM
51
DAC SCLK
52
DAC PCMOUT0
53
DAC PCMOUT1
www
54
DAC PCMOUT2
55
DAC PCMCLK
56
DAC LRCLK
57
SPDIF OUT
Shared memory interface
58~63
SMI ADR(4~9)
66~69
SMI ADR(3~0)
4

CIRCUIT DESCRIPTION

Pin Name
x
ao
y
.
i
8
I/O
I/O
RGB sel (blank). unused
I/O
Video mute control.
I/O
16 : 9 indicator (unused).
I/O
Unused.
I/O
Unused.
-
CSB (unused).
-
SDIN (unused).
I/O
Unused.
-
SCLK (unused).
I/O
Unused.
I/O
Power- on reset of front-end module.
I
I2S Data
I
I2S Bit clock
I
I2S Error flag
I/O
I2S Sector / ABS time
I/O
Unused.
I/O
Unused.
I/O
Unused.
-
Supply voltage for RGB (+3.3VA).
-
GND
Q Q
3
6 7
1 3
O
B/G/R signal outputs.
I
Reference voltage input for DAC RGB.
I
Reference current input for DAC RGB.
-
Supply voltage for YCC (+3.3VA).
-
GND
O
Y/C/CV signal outputs.
I
Reference voltage input for DAC YCC.
I
Reference current input for DAC YCC.
-
Unused.
-
Unused.
-
Unused.
-
Unused.
-
Unused.
O
DAC clock output.
O
DAC data output.
O
DAC chip select.
-
Supply voltage for PCM (+3V3).
-
Ground for PCM.
O
DAC over sampling clock.
O
DAC PCM data out 0.
O
DAC PCM out 1 (unused).
O
DAC PCM out 2 (unused).
O
DAC PCM clock.
u163
O
DAC PCM Left/Right clock.
O
Audio digital data output.
.
O
SDRAM address bus.
O
SDRAM address bus.
2 9
9 4
2 8
Pin Description
1 5
0 5
8
2 9
9 4
m
co
9 9
2 8
9 9

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Dvt-8100Ksw-8100

Table of Contents