LG P7200 Service Manual page 109

Hide thumbs Also See for P7200:
Table of Contents

Advertisement

7. CIRCUIT DIAGRAM
1
2
3
64POLY MIDI
A
SPK_P_SM
R207
B
B4
_MIDI_RST
_RST
C212
1000p
G5
13MHZ
CLKI
D2
I2S_SCK
BLCK
D3
I2S_WS
LRCK
D1
I2S_SDO
SDI
D6
GPIO0
C5
GPIO1
C1
GPIO2
C
C4
GPIO3
B1
LED2_GPIO5
C2
LDE1_GPIO4
C3
LED0
B2
MTR
1V8_VOD
3V0_VOD
VBAT
R222
0
D
C226
C229
C227
C230
C231
C232
C228
0.1u
1u
0.1u
1u
1u
0.1u
22u
E
2V5_VMIC
R224
1K
2V8_VMEM
F
C237
C238
R227
10u
39p
R225
(1608)
2.2K
100K
R229
AUX_MIC_P
100
R231
C239
AUX_MIC_N
R232
0.1u
100
2.2K
(2125)
C244
33u
R234
4.7
AUX_SPK_L
R235
4.7
AUX_SPK_R
C245
33u
G
(2125)
R236
100
JACK_DETECT
KEY_COL4
(HOOK_DETECT)
C247
1u
C248
C249
C250
C251
47p
1u
47p
47p
VA207
H
1
2
3
LGIC(42)-A-5505-10:01
4
5
6
C202
C201
120p
120p
R202
R204
68K
68K
R203
R201
68K
68K
C203 0.1u
R205
30K
0
C204
0.1u
R208
30K
C205
R210
R209
33K
33K
1000p
R211
C206
0.022u
3.3K
C210
470p
B8
R213
SPOUT2L
3.3
B7
SPOUT1L
H8
SPOUT2R
C215
J8
SPOUT1R
470p
C216
C217
C218
C219
U201
R218
E8
YMU787
TXOUT
47p
47p
47p
47p
3.3
D7
EXTOUT
G7
EXC
E6
BBL
C8
HPOUTL
R220
NA
MIDI_ABB_L
E7
BBR
Close to SPEAKER
C221
0
MIDI_HP_L
C7
HPOUTR
C222
0
MIDI_HP_R
R221
NA
MIDI_ABB_R
C223
C224
C225
0.1u
0.1u
1u
3V0_VOD
C233
C234
0.1u
C235
1u
U202
1u
MAX4684EBC_T
C4
C2
MIDI_HP_R
NO1
IN1
HEADSET_PATH_SEL
A4
A2
MIDI_HP_L
NO2
IN2
C1
C3
AUX_OUT_R
NC1
COM1
AUX_SPK_R
A1
A3
AUX_OUT_L
NC2
COM2
AUX_SPK_L
R223
100K
2V8_VMEM
R226
100K
Headset jack
CN201
13
15
1
2
3
4
5
6
7
8
R237
100
9
KEY_COL1
(MP3_FF)
10
R238
100
KEY_COL2
(MP3_REW)
11
R239
100
KEY_COL3
(MP3_PLAY/PAUSE)
12
R240 100
KEY_ROW5
14
16
4
5
6
7
8
9
MICROPHONE
L_SPK_N
L200
27nH
L_SPK_N
MIC_N
L_SPK_P
MIC_P
L202
27nH
L_SPK_P
R_SPK_N
L204
27nH
R_SPK_N
R_SPK_P
L206
27nH
R_SPK_P
Layout Comment : Capacitors should be placed near to the microphone.
Memory(INTEL, 256Mbit FLASH/64Mbit pSRAM)
ADD01
2V8_VMEM
ADD02
ADD03
ADD04
ADD05
C236
ADD06
0.1u
ADD07
ADD08
U203
ADD09
TC7SH08FS
5
ADD10
1
_ROM_CS2
VCC
ADD11
4
_ROM_CS
ADD12
3
_ROM_CS1
ADD13
GND
ADD14
2
ADD15
ADD16
ADD17
ADD18
ADD19
ADD20
ADD21
ADD22
ADD23
_ROM_CS1
2V8_VMEM
1V8_VCORE
C240
C241
C242
C243
0.1u
0.1u
0.1u
0.1u
Section
Date
Designer
05.08.01
Checked
Approved
Iss.
Notice No.
Date
Name
LG Electronics Inc.
7
8
9
- 110 -
10
11
12
A
2V5_VMIC
C209
C208
B
1u
10u
5
G3
4
MIC
C211
0.1u
PWR
3
SP0102BE3
C213
G2
2
NA
C214
G1
0
1
OUT
R216
R217
NA
0
VA204
VA205
EVLC14S02050
EVLC14S02050
C220
NA
C
D
U204
PF38F4050L0ZBQ0
G1
H2
A0
D0
DATA00
F1
H3
A1
D1
DATA01
E1
G3
A2
D2
DATA02
D1
H4
A3
D3
DATA03
B1
J5
A4
D4
DATA04
C1
G5
A5
D5
DATA05
F2
J6
A6
D6
DATA06
E2
H7
A7
D7
DATA07
F6
G2
A8
D8
DATA08
D7
J3
A9
D9
DATA09
E
E7
G4
A10
D10
DATA10
B8
J4
A11
D11
DATA11
C8
H5
A12
D12
DATA12
D8
G6
A13
D13
DATA13
F7
H6
A14
D14
DATA14
E8
J7
A15
D15
DATA15
F8
A16
D2
A17
B2
A18
B3
A19
E6
J1
A20
_S_CS1
B7
C5
A21
S_CS2
C7
A22
C3
A23
D3
D6
A24
_P1_CS
_RAM_CS
E3
K2
A25
_P2_CS
K8
P_MODE
B5
VCC11
L4
VCC12
B6
C2
VCC21
_R_LB
_LBS
F
K6
D5
VCC22
_R_WE
_WR
J8
H1
2V8_VMEM
VCCQ1
_R_OE
_RD
K7
F3
VCCQ2
_R_UB
_UBS
L3
VCCQ3
D4
VPP
R230
K5
K1
P_VCC
_CE1
_ROM_CS
K4
G8
R228
NA
S_VCC
_CE2
_ROM_CS2
K3
100K
_CE3
B4
E4
VSS1
_WP
C4
E5
VSS2
_ADV
_ADV
L1
F5
VSS3
_WE
_WR
L2
J2
VSS4
_OE1
_RD
L5
H8
VSS5
_OE2
R233
L6
F4
VSS6
_RST
_RESET
L7
G7
VSS7
WAIT
_WAIT
0
L8
C6
VSS8
CLK
BURSTCLK
C246
220p
G
Sign & Name
Sheet/Sheets
MODEL
P7200
H.J. KIM
2/6
DRAWING
H
MEMORY, MIDI,MIC, Ear Mic
NAME
DRAWING
VER 1.1
NO.
10
11
12
LG Electronics Inc.

Advertisement

Table of Contents
loading

Table of Contents