Philco 57 Service Manual
Hide thumbs Also See for 57:

Advertisement

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the 57 and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Summary of Contents for Philco 57

  • Page 2: Table Of Contents

    4. PARTS SPECIFICATIONS 4.1 2A265........................7-10 4.2 CS9800.........................11-18 4.3 DRAM 2M*32(EM638165)..................19-22 4.4 CS4955.........................23-25 4.5 CS4360.........................26-30 4.6 CS92288.......................31-45 4.7 DRAM 1M*16(VT3617161)..................46-49 4.8 SAA7114H......................50-57 4.9 CS533........................58-59 4.10 PCF8563......................60-62 4.11 TUNER........................63 4.12 VFD DRIVER PT6312..................64-65 4.13 SERVO........................66 4.14 HDD INFORMATION.....................67-68 5. SCHEMATIC DIAGRAM 5.1 POWER SCHEMATIC..............
  • Page 3: Praface

    PREFACE INTRODUCTION This unit has DVD play function and hard disc videotape function. Under DVD PLAY mode, you can play all kinds of disc; under TV mode, you can receive TV programs, under AV mode, you can receive programs from exterior signal resources. In these mode above, you can press the key of REC to videotape program;...
  • Page 4: Frant Penel& Rear Penel

    GENERAL INFORMATION FRONT PANEL STANDBY/ON DISC TRAY When loading a disc, place disc in the Press to switch the player on/off Displays information on the disc tray with the label side facing up status of the DVR STANDBY INDICATOR LIGHT OPEN/CLOSE button INFRARED SENSOR Turn on in red when standby, otherwise...
  • Page 5: Remote Control

    GENERAL INFORMATION REMOTE CONTROL STANDBY/ON button Switch between standby and working status TITLE button Show the title of disk. When activated, allows the user to select the desired title for playback DISPLAY button Open/Close the screen display NUMBER buttons Number selection REPEAT button Repeat playback A-B button...
  • Page 6: Block Diagram

    BLOCK DIAGRAM ~110~240V VIDEO OUT VIDIO IN PUT AUDIO OUT AUDIO IN PUT TUNER75 IN PUT +12V S-VIDEO OUT CB.CR.YOU T -12V POWER COAXIAL OUT BOARD OPTICAL OUT AV BOARD +3.3V +2.5V +1.8V DVD LOADER MAIN BOARD DRIVE MPEG VIDEO DECODER& MPEG-2 AUDIO/ VIDEO CODER 40GB HDD...
  • Page 7: Schematic Diagram

    SCHEMATIC DIAGRAM...
  • Page 8: Exploded View

    EXPLODED VIEW...
  • Page 9: 2A265

    Circuit Diagram: ICE2AXXX for OFF ¨C Line Switch Mode Power Supplies...
  • Page 10 ICE2AXXX for OFF – Line Switch Mode Power Supplies Protection Functions The block diagram displayed in Fig. 4 shows the interal functions of the protection unit. The comparators C1, C2, C3 and C4 compare the soft-start and feedback-pin voltages. Logic gates connected to the comparator outputs ensure the combination of the signals and enables the setting of the “Error-Latch”.
  • Page 11 ICE2AXXX for OFF – Line Switch Mode Power Supplies Overload and Open-Loop Protection • Feedback voltage (VFB) exceeds 4.8V and soft start voltage (VSS) is above 5.3V (soft start is completed) (t1) • After a 5µs delay the CoolMOS is switched off (t2) •...
  • Page 12 ICE2AXXX for OFF – Line Switch Mode Power Supplies References Keith Billings, Switch Mode Power Supply Handbook Ralph E. Tarter, Solid-State Power Conversion Handbook R. D. Middlebrook and Slobodan Cuk, Advances in Switched-Mode Power Conversion Herfurth Michael, Ansteuerschaltungen für getaktete Stromversorgungen mit Erstellung eines linearisierten Signalflußplans zur Dimensionierung der Regelung Herfurth Michael, Topologie, Übertragungsverhalten und Dimensionierung häufig eingesetzter...
  • Page 13: Cs9800

    CS98000 Internet DVD (iDVD) Chip Solution Features Description Powerful Dual 32-bit RISCs >160MIPS Overall the CS98000 Crystal DVD Processor is targeted as a market specific consumer entertainment processor Software based on popular RTOS, C/C++ empowering new product classes with the inclusion of a MPEG video decoder supports DVD, VCD, DVD player as a fundamental feature.
  • Page 14 CS98000 6. PIN DESCRIPTION H_D_[15:0] M_A_[11:0] H_CS_[3:0] M_BS_L H_A_[4:0] M_D_[31:0] H_ALE M_DQM_[3:0] Host/Loader H_RD M_RAS_L Memory IF H_WR M_CAS_L (30) (57) H_CKO M_WE_L H_RDY M_AP M_CKE M_CKO VIN_D[7:0] NVR_OE_L VIN_HSNC Video In NVR_WR_L VIN_VSNC CS98000 VIN_CLK (12) HSYNC VIN_FLD Video out...
  • Page 15 CS98000 Pin Assignments pins. For some signal pins, a secondary function and direction are also shown. For pins having more Table 6 lists the pin number, pin name and pin type than one function, the primary function is chosen for the 208 pin CS98000 package. The primary when the chip is reset.
  • Page 16 CS98000 VSS_CORE Core Ground M_D_7 SDRAM Data[7] ROM/NVRAM Data[7] VDD_IO I/O Power 3.3V GPIO_D2 GenioDVD[2] M_D_9 SDRAM Data[9] ROM/NVRAM Data[9] VDD_CORE Core Power 2.5V M_D_6 SDRAM Data[6] ROM/NVRAM Data[6] GPIO_D3 GenioDVD[3] M_D_10 SDRAM Data[10] ROM/NVRAM Data[10] M_D_5 SDRAM Data[5] ROM/NVRAM Data[5] M_D_11 SDRAM Data[11] ROM/NVRAM Data[11]...
  • Page 17 CS98000 GPIO_D8 GenioDVD[8] M_D_19 SDRAM Data[19] ROM/NVRAM Address[15] M_D_29 SDRAM Data[29] M_D_18 SDRAM Data[18] ROM/NVRAM Address[14] NV_WE_L NVRAM Write Enable GenioMis[8] VSS_CORE Core Ground M_D_30 SDRAM Data[30] ROM/NVRAM Decode Low VDD_CORE Core Power 2.5V H_ALE Host Address Latch GenioHst[13] M_D_17 SDRAM Data[18] ROM/NVRAM Address[13] M_D_31...
  • Page 18 CS98000 H_D_9 Host Data[9] DVD Control Ready 1, 2 H_D_8 Host Data[8] DVD Control Clock 1, 2 VSS_IO I/O Ground H_CKO Host Clock GenioHst[19] H_D_7 Host Data[7] DVD Data[7] H_D_6 Host Data[6] DVD Data[6] H_D_5 Host Data[5] DVD Data[5] AUD_BCK Audio Out Bit Clock GenioMis[3] H_D_4...
  • Page 19 CS98000 VSS_CORE Core Ground HSYNC Video Output Hsync GenioMis[4] VIN_HSYNC Video Input Hsync GenioMis[24] VDD_CORE Core Power 2.5V VSYNC Video Output Vsync GenioMis[5] VDAT_0 Video Output Data[0] VIN_D0 Video Input Data[0] GenioMis[16] VDAT_1 Video Output Data[1] VDAT_2 Video Output Data[2] VDAT_3 Video Output Data[3] VIN_D1...
  • Page 20 CS98000 VSS_CORE Core Ground HSYNC Video Output Hsync GenioMis[4] VIN_HSYNC Video Input Hsync GenioMis[24] VDD_CORE Core Power 2.5V VSYNC Video Output Vsync GenioMis[5] VDAT_0 Video Output Data[0] VIN_D0 Video Input Data[0] GenioMis[16] VDAT_1 Video Output Data[1] VDAT_2 Video Output Data[2] VDAT_3 Video Output Data[3] VIN_D1...
  • Page 21: Dram 2M*32(Em638165)

    EM638165 Pin Descriptions Table 1. Pin Details of EM638165 Symbol Type Description Input Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers. Input Clock Enable: CKE activates(HIGH) and deactivates(LOW) the CLK signal.
  • Page 22 EM638165 Pin Descriptions Table 1. Pin Details of EM638165 Symbol Type Description Input Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers. Input Clock Enable: CKE activates(HIGH) and deactivates(LOW) the CLK signal.
  • Page 23: Operation Mode

    EM638165 Operation Mode Fully synchronous operations are performed to latch the commands at the positive edges of CLK. Table 2 shows the truth table for the operation commands. Table 2. Truth Table (Note (1), (2) ) Command State DQM BA CS# RAS# CAS# WE# 0-9,11 BankActivate...
  • Page 24 EM638165 Commands BankActivate (RAS# = "L", CAS# = "H", WE# = "H", BAs = Bank, A0-A11 = Row Address) The BankActivate command activates the idle bank designated by the BA0,1 signals. By latching the row address on A0 to A11 at the time of this command, the selected row access is initiated.
  • Page 33: Cs92288

    CS92288 MPEG-2 AUDIO/VIDEO CODEC DATA BOOK IMPORTANT NOTICE "Preliminary" product information describes products that are in production, but for which full characterization data is not yet available. "Advance" product information describes products that are in development and subject to development changes. Cirrus Logic, Inc.
  • Page 34 CS92288 MPEG-2 AUDIO/VIDEO CODEC DATA BOOK Overview The CS92288 is a real time MPEG-2 audio/video encoder and decoder (CODEC), with system multiplexor/demultiplexor and on-screen display (OSD). For video coding, the CS92288 fully complies with the ISO/IEC 13818 Main Level @ Main Profile (ML@MP) or with the ISO/IEC 11172 (MPEG-1) formats.
  • Page 35 CS92288 MPEG-2 AUDIO/VIDEO CODEC DATA BOOK – Constant Bit Rate Support: up to 15Mbps (IPB frames) and 30Mbps (I frame only) – Variable Bit Rate Support: • Real-time one-pass rate control • User-selectable average bitrate – Proprietary High Performance Motion Estimation Engine •...
  • Page 36: Ordering Information

    CS92288 MPEG-2 AUDIO/VIDEO CODEC DATA BOOK – Glueless interface to industry standard SDRAM(s) – Glueless interface to Data Flash and EPROM memories – 8051 Protocol interface – I – General Purposed I/O – Glueless interface to USB controllers – Programmable clock output for audio A/D and D/A converters. •...
  • Page 37 CS92288 MPEG-2 AUDIO/VIDEO CODEC DATA BOOK Optional Firmware EPROM or Flash Video In NTSC/PAL Decoder YC/CV Video In Video Out NTSC/PAL CS92288 64-bit Video Out SDRAM MPEG-2 A/V Encoder Controller YC/CV SDRAM CODEC Audio I/O Audio In Host Interface Audio Out Drive Front CD-R/W...
  • Page 38 CS92288 MPEG-2 AUDIO/VIDEO CODEC DATA BOOK All blocks inter-communicate with two major data buses: a 64-bit wide data bus (D-Bus) and a 16-bit wide register bus (R- Bus). The PLL block is used to multiply (4X) the SYSCLK frequency to provide for all internal blocks and external memory clocking.
  • Page 39 CS92288 MPEG-2 AUDIO/VIDEO CODEC DATA BOOK be done in the most efficient way. The VOU can perform a variety of postprocessing operations, including horizontal and vertical scaling, telecine, and video format conversion. The OSD block mixes text and/or graphics from the OSD buffer (in SDRAM) with the output of the VOU and generates a cor- rectly sequenced ITU-R BT.601 or 656 4:2:2 output video stream.
  • Page 40 CS92288 MPEG-2 AUDIO/VIDEO CODEC DATA BOOK directly by the OSD unit, where it can be mixed with OSD data. The output of the OSD unit is passed back to the VIU and then to SDRAM for video encoding. As in the previous mode, additional preprocessing of the video data by the VPU may also be enabled.
  • Page 41 CS92288 MPEG-2 AUDIO/VIDEO CODEC DATA BOOK The RISC Microcontroller This is an embedded, programmable,32-bit ARC RISC processor. It performs multiplexing and demultiplexing of MPEG pro- gram streams and acts as a central sequencer. Its microcode can be downloaded either from an external host, from external data Flash, or from an external EEPROM, through the Host Interface Unit.
  • Page 42 CS92288 MPEG-2 AUDIO/VIDEO CODEC DATA BOOK Signal Descriptions This section groups the signals according to the bus interface type. The convention for active-low signals is to apply an over- score to the signal name, e.g., active-low SIGNAL and active-high SIGNAL. Pin Types are defined as: I/O = Input and output; I = Input only;...
  • Page 43 CS92288 MPEG-2 AUDIO/VIDEO CODEC DATA BOOK Table 2: Video Interface HREF_MOD Horizontal Output Reference for ITU-R BT.601. Input in Slave mode; output in Master mode. High assertive VSYNC_DEM Vertical Input Sync for ITU-R BT.601. Low assertive VSYNC_MOD Vertical Output Sync for ITU-R BT.601. Input in Slave mode; output in Master mode.
  • Page 44 CS92288 MPEG-2 AUDIO/VIDEO CODEC DATA BOOK Table 5: Global Interface Pin Name Type Pin Number Function SYSCLK System Clock (27 MHz) HARD_RESET Chip Reset, low assertive (Pull-up Resistor Provided) PLL_RESET PLL Reset, low assertive. Pull high for normal operation. APLL_RESET Audio PLL Reset, low assertive.
  • Page 45 CS92288 MPEG-2 AUDIO/VIDEO CODEC DATA BOOK System Interfaces The system interfaces consists of Host, Video, Audio, Memory, and Global interfaces; their definitions are detailed as follows Host Interface The Host Interface Unit (HIU) port of the CS92288 provides an interface between the CS92288 on-chip CPU and components of an off-chip host system, such as boot ROM, Flash memory, or a host microcontroller.
  • Page 46 CS92288 MPEG-2 AUDIO/VIDEO CODEC DATA BOOK SYS_RDY is an active-high output System Ready signal to indicate HIU power-up properly and is ready for software down- load. GPIO[5:0] is an 6-bit bidirectional bus for general purpose I/O. After reset, these pins are configured as input only. After- wards, their function is programmable by microcode.
  • Page 47 CS92288 MPEG-2 AUDIO/VIDEO CODEC DATA BOOK CS92288 Host I/F CS92288 Host I/F Other 8-bit Processor Intel MCS51-like Processor HAD[15:8] HAD[15:8] A/D[7:0] A/D[7:0] HAD[7:0] HAD[7:0] HA[7:0] A[15:8] HA[7:0] A[15:8] AS_ALE AS_ALE DMA_ACK DACK DMA_ACK DACK DMA_REQ DREQ DMA_REQ DREQ DTACK_RDY DTACK_RDY HIU_INT HIU_INT HSEL...
  • Page 48: Dram 1M*16(Vt3617161)

    KRETON VT3617161 Jan., 1999 Description The VT3617161 is CMOS Synchronous Dynamic RAM organized as 524,288-word X 16-bit X 2-bank. It is fabricated with an advanced submicron CMOS technology and designed to operate from a single 3.3V power supply. This SDRAM is delicately designed with performance concern for current high-speed applica- tion.
  • Page 49 KRETON VT3617161 Jan., 1999 Pin Configuration 50-Pin Plastic TSOP(II)(400 mil) DQ15 D Q 0 DQ14 DQ13 D Q 3 DQ12 DQ11 DQ10 SS Q LDQM UDQM (BS)A Pin Description (VT3617161) Pin Name Function Pin Name Function A0-A11 Address inputs LDQM, Lower DQ mask enable and - Row address A0-A10...
  • Page 50 KRETON VT3617161 Jan., 1999 B lock D iagram C L K C loc k G ene ra tor C K E A d dre ss R o w A d d res s B a n k B B u ffe r &...
  • Page 51 KRETON VT3617161 Jan., 1999 Absolute Maximum Ratings Parameter Symbol Value Unit Voltage on any pin relative to Vss -1.0 to +4.6 Supply voltage relative to Vss -1.0 to +4.6 Short circuit output current Power dissipation Operating temperature 0 to + 70 Storage temperature -55 to + 125 Recommended DC Operating Conditions...
  • Page 52: Saa7114H

    Philips Semiconductors Preliminary specification PAL/NTSC/SECAM video decoder with adaptive PAL/NTSC SAA7114H comb filter, VBI-data slicer and high performance scaler CONTENTS BOUNDARY SCAN TEST 10.1 Initialization of boundary scan circuit FEATURES 10.2 Device identification codes Video decoder LIMITING VALUES Video scaler THERMAL CHARACTERISTICS Vertical Blanking Interval (VBI) data decoder and slicer...
  • Page 53 Philips Semiconductors Preliminary specification PAL/NTSC/SECAM video decoder with adaptive PAL/NTSC SAA7114H comb filter, VBI-data slicer and high performance scaler FEATURES Video decoder • Six analog inputs, internal analog source selectors, e.g. 6 × CVBS or (2 × Y/C and 2 × CVBS) or (1 × Y/C and 4 ×...
  • Page 54 Philips Semiconductors Preliminary specification PAL/NTSC/SECAM video decoder with adaptive PAL/NTSC SAA7114H comb filter, VBI-data slicer and high performance scaler Digital I/O interfaces GENERAL DESCRIPTION • Real-time signal port (R port), inclusive continuous The SAA7114H is a video capture device for applications line-locked reference clock and real-time status at the image port of VGA controllers.
  • Page 56 Philips Semiconductors Preliminary specification PAL/NTSC/SECAM video decoder with adaptive PAL/NTSC SAA7114H comb filter, VBI-data slicer and high performance scaler PINNING SYMBOL TYPE DESCRIPTION external digital pad supply voltage 1 (+3.3 V) DDD(EP1) test data output for boundary scan test; note 1 test data input for boundary scan test;...
  • Page 57 84H and 85H) IGPH multi purpose horizontal reference output signal; image port (controlled by subaddresses 84H and 85H) IPD7 to IPD4 54 to 57 image port data outputs internal digital core supply voltage 3 (+3.3 V) DDD(ICO3) IPD3 to IPD0...
  • Page 58 Philips Semiconductors Preliminary specification PAL/NTSC/SECAM video decoder with adaptive PAL/NTSC SAA7114H comb filter, VBI-data slicer and high performance scaler SYMBOL TYPE DESCRIPTION TEST4 do not connect; reserved for future extensions and for testing: scan output TEST5 do not connect; reserved for future extensions and for testing: scan input XTRI X-port output control signal, affects all X-port pins (XPD7 to XPD0, XRH, XRV, XDQ and XCLK), enable and active polarity is under software control (bits XPE...
  • Page 59 Philips Semiconductors Preliminary specification PAL/NTSC/SECAM video decoder with adaptive PAL/NTSC SAA7114H comb filter, VBI-data slicer and high performance scaler handbook, full pagewidth V DDD(EP1) V DDD(EP4) TEST2 TEST1 XTOUT HPD0 V SS(XTAL) HPD1 XTALO HPD2 XTALI HPD3 V DD(XTAL) V DDD(ICO4) V SSA2 HPD4 AI24...
  • Page 61 1 5 9...
  • Page 62: Pcf8563

    PCF8563 Real time clock/calendar 1. General description The PCF8563 is a CMOS real time clock/calendar optimized for low power consumption. A programmable clock output, interrupt output and voltage-low detector are also provided. All address and data are transferred serially via a two-line bidirectional I C-bus.
  • Page 63 PCF8563 Philips Semiconductors Real time clock/calendar Block diagram CLKOUT CONTROL/STATUS 1 OSCI 1 Hz OSCILLATOR DIVIDER CONTROL/STATUS 2 32.768 kHz OSCO SECONDS/VL MINUTES HOURS V SS VOLTAGE DAYS DETECTOR WEEKDAYS V DD CONTROL MONTHS/CENTURY OSCILLATOR LOGIC MONITOR YEARS MINUTE ALARM HOUR ALARM DAY ALARM C-BUS...
  • Page 64: Functional Description

    PCF8563 Philips Semiconductors Real time clock/calendar handbook, halfpage V DD OSCI CLKOUT OSCO V SS PCF8563 MGR886 Fig 5. Device diode protection diagram. Pin description Table 3: Pin description Symbol Description OSCI oscillator input OSCO oscillator output interrupt output (open-drain; active LOW) ground serial data input and output serial clock input...
  • Page 68: Servo

    DMVDD RFIN UA16 RFIP UPSEN RFDTSLV ADCVDD URST HRFZC UP3_0 RFRPSLV UP3_1 RFRP_AC UP3_2 RFRP_DC UINT UINT RFLEVEL UP3_4 UP3_5 TEZI XTALI TEZISLV XTALO ADIN/IN0 PWMVREF RFRPC PWM2VREF PDMVDD RA11 SLCK RA10 SDEN SDATA FLAGA FLAGB FLAGC FLAGD CASH/RWEH ENDM PLAY PLY/PAU STOP...
  • Page 69: Hdd Information

    Product Description 5 W D U [ U V G O % Q P H K I W T C V K Q P & W C N & T K X G 5 W R R Q T V Two drives may be accessed via a common interface cable, using the same range of I/O addresses.
  • Page 70 Product Specifications...
  • Page 71: Power Schematic

    SOFT ISENCE DRAIN DRAIN...
  • Page 74 AGND AGND...
  • Page 75 VSSA2 VDDA2 VSSA1 VDDA1 VSSA0 VDDA0 VSSA VDDE1 VXSS VDDE2 VDDE3 VSSE1 VDDE4 VSSE2 VSSE3 VXDD VSSE4 VDDI1 VDDI2 VSSI1 VDDI3 VSSI2 VDDI4 VSSI3 VDDI5 VDDI6 1 1 7 3...
  • Page 76 PLL_VDD VSSD PLL_VDDA VSSD VSSD APLL_VDD VSSD VSSD APLL_VDDA VSSD VSSD VSSD VSSD VSSD VSSD VSSD VSSD VSSD VSSD VSSD VDDD VSSD VDDD VSSD VDDD VSSD VDDD VSSD VDDD VSSD VDDD VSSD VDDD VSSD VDDD VSSD VDDD VSSD VDDD VSSD VDDD VSSD VDDD...
  • Page 78 VDD_IO VDD_IO VSS_IO VDD_IO VSS_IO VDD_IO VSS_IO VDD_IO VSS_IO VSS_IO VDD_C VSS_IO VDD_C VSS_IO VDD_C VDD_C VSS_C VDD_C VSS_C VDD_C VSS_C VDD_C VSS_C VDD_C VSS_C VDD_C VSS_C VSS_C VSS_C VDD_PLL_3 VSS_C VDD_PLL_2 VDD_PLL_1 VSS_PLL_0 VDD_PLL_0 VSS_PLL_1 VSS_PLL_2 VSS_PLL_3 DVD_RDY DVD_STB DVD_ENA DVDL_CK DVD_SOS...
  • Page 79 VssQ VccQ VssQ VccQ VssQ VccQ VssQ VssQ VccQ VssQ VccQ VssQ VccQ VssQ VccQ VccQ GND0 GND1 1M X 16 GENERIC TSOP-48W...
  • Page 80 GNDD GNDA0 VAA0 GNDA1 VAA1 GNDA2 VAA2...
  • Page 90: Vfd Driver

    S16/G7 S15/G8 S14/G9 -24V KEY1 KEY2...
  • Page 92: Main Board

    main board PARTS LIST PARTS LIST DESCRIPTION LOCATION ITEM Carbon film Resistor 1/4W2.2Ω±5% R121 R104,R106,R109,R110,R120,R205~R207,R211,R RESISTOR 1/16W 0Ω ±5% 212,R230~R233,R235,236,R313,R415,R417,R50 2,L601,R720,R807,R812,R604 R310,R311,R314~R321,R407,R408,R505,R506,R RESISTOR 1/16W 22Ω ±5% 507,R510~R519,R523,R525~R532,R612~R620,R6 37,R638,R639 RESISTOR 1/16W 33Ω ±5% R225~R229,R301,R302,R701~R716 RESISTOR 1/16W 56Ω ±5% R304~R309 RESISTOR 1/16W 220Ω ±5% R809 RESISTOR 1/16W 330Ω...
  • Page 93 main board PARTS LIST DESCRIPTION LOCATION ITEM ELEC.CAP CD11 50V4.7U±20%5×11 2 CE104 ELEC.CAP CD11 50V3.3U±20%5×11 2 CE208,CE209 ELEC.CAP CD11 16V330U±20%8×12 3.5 CE101,CE102,CE103,CE411, CE606 CER.CAP 50V 47P ±5% NPO 0603 C405,C406 C101,C102,C103,C111,C112,C808,C810,C814,C CER.CAP 50V 101 ±5% NPO 0603 816,C820,C822 CER.CAP 50V 122 ±10% 0603 C209~C214 CER.CAP 50V 102 ±10% 0603...
  • Page 94 main board PARTS LIST DESCRIPTION LOCATION ITEM CS5331A-KS SOP U202 24C08 SOP U605 HC157 SOP U201 MM74HC157M SOP U201 CRYSTAL 27.00MHz 49-S Y601 CRYSTAL 24.576MHz 49-S Y301 CRYSTAL 24.576MHz 49-U Y301 2AB9905-1 WAFER 10P 2.0mm CN104 WAFER 9P 2.5mm CN101 WAFER 20P 2.5mm XS501...
  • Page 95: Vfd Driver Board

    key board PARTS LIST DESCRIPTION ITEM LOCATION ELEC.CAP CD11C 50V22U±20%6×7 2.5 ELEC.CAP CD11C 16V10U±20%4×7 1.5 ELEC.CAP CD11C 16V47U±20%5×7 2 CER.CAP 50V 104 ±20% 5mm C2,C4,C5,C6,C8 CER.CAP 50V 100P ±10% 5mm C9,C10 2R 53HD RED D1,D7 DIODE 1N4148 D2~D4 2G 53HD 2×5×7 D5,D6 3B4ST D8,D9...
  • Page 96: Power Board

    power board PARTS LIST DESCRIPTION ITEM LOCATION RESISTOR 1/4W22Ω±5% RESISTOR 1/4W33Ω±5% RESISTOR 1/4W330Ω±5% RESISTOR 1/4W470Ω±5% RESISTOR 1/4W1K±5% R4,R20 RESISTOR 1/4W4.7K±5% RESISTOR 1/4W10K±5% R3,R7,R19,R10 RESISTOR 1/4W47K±5% RESISTOR 1/4W1.2K±5% RESISTOR 1W0.47Ω±5% METAL FILM RESESTOR 1/4W10K±1% R11,R18 METAL OXIDE FILM RESESTO 2W68K±5% METAL OXIDE FILM RESESTO 1/2W470K±5% R1,R6 CER.CAP 50V 104 +80%-20% 5mm...
  • Page 97 power board PARTS LIST DESCRIPTION ITEM LOCATION DIODE BYW29E-200 TO-220 TRANSISTOR 2N5401 TRANSISTOR 2N5551 Q3,Q5 MOSFET AP40N03P TO-220 Q1,Q2 LM431ACZ TO-92 PQ12RD21 TO-220 ICE 2A265 DIP INDUCTOR IRON UT-20 40mH ±20% 10×13 THERM RESESTOR NTC SCK-104MS±20% OPTOTRANSISTOR NEC2561 5AB9915-0 WAFER 5P 2.5mm WAFER 5P 2.0mm...
  • Page 98: Av Board

    AV board PARTS LIST DESCRIPTION ITEM LOCATION R33,R41,C8,C10,C11,C15,R55,R99,R108,R RESISTOR 1/16W 0Ω ±5% 113,R18 RESISTOR 1/16W 10Ω ±5% R71,R66 RESISTOR 1/16W 220Ω ±5% R1,R8,R36,R43,R63,R103,R110,R115 RESISTOR 1/16W 330Ω ±5% R48,R59,R76,R83,R88,R95 RESISTOR 1/16W 470Ω ±5% R37,R44,R104,R111,R116 RESISTOR 1/16W 1K ±5% R53,R56,R79,R80,R91,R92 RESISTOR 1/16W 2.2K ±5% R68,R72,R131 RESISTOR 1/16W 3.3K ±5%...

This manual is also suitable for:

Hd dvd57

Table of Contents