Table of Contents
Advertisement
SC-HM900
]
14.4
IC900 (M38B79MFA 161) Microprocessor
"""
~
/
"
,.
----
............
............
- 26 -
Pin No.
Mark
l/O
Function
1
DECK2
I
Tape mecha condition input
(Half2/Reci F/Mode/Reci R)
2
KEY4
I
Key 4 input
3
KEY3
I
Key 3 input
4
KEY2
I
Key 2 input
5
KEY1
I
Key 1 input
6
V_JOG_AD
I
Volume jog A-D detection
input
7
J_JOG_AD
I
EO Joy jog A-D detection
input
8
SER1
l/O
EE DAT / EX1 DAT
9
SER2
O
EX1_CLK
/
MK_DAT
/
SP2 DAT
10
SER3
O
ASP Latch
11
SPE
I
Speana input
12
CHG AD1
I
Open/Clamp changer input
13
CHG_AD2
I
Position/Bottom
changer
input
14
CHG SW1
I
Changer switch 1 input
15
CHG SW2
I
Changer switch 2 input
16
ECONO
O
Main
transformar
control
output for economy moda
17
CNVSS
-
Flash
moda
terminal
(connect to ground)
18
/RESET
-
RESETinput
19
XCOUT
-
32.768kHz sub
dock
20
XCIN
-
32.768 kHz sub crack
21
VSS
-
Ground (OV)
22
XIN
-
4.19 MHz main dock
23
XOUT
-
4.19 MHz main dock
24
VCC
-
Power supply (+5V)
25
MBP1
O
MPU beat proof output 1
26
MBP2
O
MPU beat proof output 2
27
MCLKI
O
CD
command
clockltuner
PLLCK
PLL crack output
28
MDATAI
O
CD command data/lunar PLL
PLLDA
data output
29
MLD/PLLCE O
CD command loadltuner PLL
chip enable
30
BLKCK
I
CD block crack input (INV)
31
RMT
I
Remote control input
32
SYNC
I
AC failure detect input
33
DCDET 1
I
DC detect input
34
CDRST
O
CD reset output
35
SER6
O
SP_CLKlDPL_CLKlEX2_CL
K
36
DPL-LAT
O
DPL-LAT
37
SD
l/O
Tuner signar detect input
38
STATUS
I
CD status input
39
SER4
O
EE CLKlMK CLK EX2 DAT
40
SER5
O
SP_DAT/DPL_DAT/SP2_CL
K
41
SP A
O
Speana control output A
42
SP B
O
Speana control output B
43
SP C
O
Speana control output C
44
REST SW
I
CD rest switch input
45-63
SEG1
O
Segment drive output (Anode
SEG19
drive output)
64-72
SEG20-28
O
Segment drive output (Anode
REG9-1
drive
output)
For regional
setting/ function selection use
73-76
SEG29-32
O
Segment drive output (Anode
drive output)
77-88
GRD12-1
O
Digit drive Output (Grid drive
output)
89
VEE
-
Power supply (-30V)
90
SUBO
I
CD subcode input (INV)
91
CHG HALF
O
Changer hall output
Pin No.
Mark
l/O
Function
92
SOCKlST/D
O
Subclock
outputltuner
O
stereo/do input
93
CHG CW
O
Changer motor CW
94
CHG CCW
O
Changer motor CCW
95
CHG PLGR O
Changer plunger output
96
REG
l/O
region and function setting
IN/EE_CS
input
and
EEPROM
chip
select output
97
AVSS
-
Analogground(OV)
98
VREF
-
Reference for A-D
99
TPS
I
tape
mecha
TPS
input/chrome 1/ chrome 2
100
DECK1
I
Tape mecha condition input
(Half1/Mode/PhotollPhoto
2)
Hide quick links:
Advertisement
Table of Contents
