Xcr3064Xl-10Vq100C (X3628D00) Cpld - Yamaha i88x Service Manual

XCR3064XL-10 VQ100C(X3628D00) CPLD (Complex Programmable Logic Device)
PIN
NAME I/O
NO.
1 NC - (Unconnected)
2 NC - (Unconnected)
3 VCC I Power supply (3.3V)
4 I/O209/TDI I Terminal for loading data
5 NC - (Unconnected)
6 I/O210 I Terminal for reading 8th bit setting of DIP switch
7 NC - (Unconnected)
8 I/O211 I Terminal for reading 7th bit setting of DIP switch
9 I/O212 I Terminal for reading 6th bit setting of DIP switch
10 I/O213 I Terminal for reading 5th bit setting of DIP switch
11 PORT_EN I Terminal for selecting functions of pins No.4, 15, 62, 73
Connecting this terminal to GND changes the function of these
pins into data loading only
12 I/O214 I Terminal for reading 4th bit setting of DIP switch
13 I/O215 I Terminal for reading 3rd bit setting of DIP switch
14 I/O216 I Terminal for reading 2nd bit setting of DIP switch
Terminal for loading data
15 I/O401/TMS I
16 I/O402 I Terminal for reading 1st bit setting of DIP switch
17 I/O403 O Terminal for outputting clock as a result of ICLK (24.576MHz)
output from mLAN-NC1 divided by 8. This clock is connected to
pin No.42 (BCKI) of mLAN-NC1.
VCC I Power supply (+3.3V)
18
19 I/O404 O Output terminal of control signal to select clock for outputting
audio signal from mLAN-PH2. (H level: Clock usable for up to
Fs=96K is selected, L level: Clock unusable for Fs=96K is
selected) [Default on L level]
20 I/O405 O Terminal used so that inappropriate data immediately after
turning on the power is not output from MLN2 circuit board
against MIDI signal output from mLAN-NC1. (H level: Invalid data
is output, L level: Valid data is output)
21 I/O406 O This terminal changes to H level when MLN2 circuit board
operates normally as node of mLAN.
22 NC - (Unconnected)
23 I/O407 I Word clock output from pin No.101 (WCKO)of mLAN-PH2 is
inputted. Used for audio signal mute circuit.
24 NC - (Unconnected)
25 I/O408 I Word clock inputted to pin No.90 (WCKI)of mLAN-PH2 is
inputted. Used for audio signal mute circuit.
26 GND I Connected to GND
27 NC - (Unconnected)
28 NC - (Unconnected)
29 I/O409 O Used to select response characteristic of PLL connected to
mLAN-PH2. (H level: Low jitter characteristic, L level:High-speed
response ) [Default on H level]
30 I/O410 O Used to control whether or not to bypass sampling frequency
converter of SRC board when SRC board is installed to CN7 of
MLN2 circuit board. (H level: Bypassing, L level: Not bypassing)
[Default on L level]
31 I/O411 O When clock to output audio signals from mLAN-PH2 is not
appropriate, outputs signal indicating that audio signals are not
subject to synchronization is output.
I/O412 I H level signal is inputted when using word clock output from
32
MLN2 circuit board as clock source of the main unit.
33 I/O413 O When selected as word clock master among mLAN units, signal
requesting to select the clock other then word clock output from
MLN2 circuit board as clock source to the main unit. (H level:
Word clock output from MLN2 circuit board is used as the
source, L level: Clock other than the word clock output from
MLN2 circuit board is used as the source)
34 VCC I Power supply (+3.3V)
35 I/O414 I Reset signal (L active) from the main unit with the MLN2 circuit
board installed is inputted.
36 I/O415 O When executing packet transmission in mLAN, signal to select
mLAN-NC1 or mLAN-PH2 for master operation is output. (H
level: mLAN-PH2 for master operation, L level: mLAN-NC1 for
master operation) [Default on L level]
37 I/O416 I Reset signal (L active) output by reset IC on MLN2 circuit board
is inputted.
38 GND I GND
39 VCC I Power supply (+3.3V)
40 I/O316 O This terminal changes to H level when MLN2 circuit board
becomes route node of IEEE1349.
I Connected to pin No.255 (CT) of mLAN-NC1
41 I/O315
42 I/O314 O Connected to pin No.3 (IRXN) of mLAN-PH2
43 GND I GND
44 I/O313 I Connected to pin No.229 (/IRERR) of mLAN-NC1
45 I/O312 I Connected to pin No.231 (/IRX) of mLAN-NC1
I/O311 I Connected to pin No.230 (/IRCV) of mLAN-NC1
46
47 I/O310 O Output terminal which is output enable (L active) for the flash
memory assigned to CE9 zone of mLAN-NC1
PIN
FUNCTION
NO.
100
NAME I/O
48 I/O309 O Output terminal which is write enable (L active) for the flash
memory assigned to CE9 zone of mLAN-NC1
49 NC - (Unconnected)
50 NC - (Unconnected)
51 VCC I Power supply (+3.3V)
52 I/O308 O Output terminal which is output enable (L active) for SRAM
assigned to CE9 zone of mLAN-NC1
53 NC - (Unconnected)
54 I/O307 O Output terminal which is write enable (L active) for SRAM
assigned to CE9 zone of mLAN-NC1
55 NC - (Unconnected)
Output terminal which is high byte enable (L active) for SRAM
56 I/O306 O
assigned to CE9 zone of mLAN-NC1
57 I/O305 O Output terminal which is low byte enable (L active) for SRAM
assigned to CE9 zone of mLAN-NC1
58 I/O304 I Connected to pin No.130 (/CE9) of mLAN-NC1
GND
59 GND I
60 I/O303 I Connected to pin No.118 (/WRH) of mLAN-NC1
61 I/O302 I Connected to pin No.120 (/WRL) of mLAN-NC1
62 I/O301/TCK I Terminal for loading data
63 I/O116 I Connected to pin No.123 (/RD) of mLAN-NC1
I/O115 I Connected to pin No.190 (CPU A0) of mLAN-NC1
64
65 I/O114 I Connected to pin No.187 (CPU A21) of mLAN-NC1
66 VCC I Power supply (+3.3V)
67 I/O113 I Connected to pin No.189 (CPU A20) of mLAN-NC1
68 I/O112 I Connected to pin No.164 (CPU A19) of mLAN-NC1
69 I/O111 O Chip select signal of mLAN-PH2 is output. Connected to pin
No.205 of mLAN-PH2.
70 NC - (Unconnected)
71 I/O110 I Connected to pin No.156 (/CE4) of mLAN-NC1
72 NC - (Unconnected)
73 I/O109/TD0 O Terminal for loading data
74 GND I GND
75 I/O108 I/O Connected to pin No.145 (CPU D7) of mLAN-NC1
76 I/O107 I/O Connected to pin No.144 (CPU D6) of mLAN-NC1
77 NC - (Unconnected)
78 NC - (Unconnected)
Connected to pin No.143 (CPU D5) of mLAN-NC1
79 I/O106 I/O
80 I/O105 I/O Connected to pin No.142 (CPU D4) of mLAN-NC1
81 I/O104 I/O Connected to pin No.140 (CPU D3) of mLAN-NC1
82 VCC I Power supply (+3.3V)
83 I/O103 I/O Connected to pin No.139 (CPU D2) of mLAN-NC1
Connected to pin No.138 (CPU D1) of mLAN-NC1
84 I/O102 I/O
85 I/O101 I/O Connected to pin No.137 (CPU D0) of mLAN-NC1
86 GND I GND
87 IN3/CLK3 I Any MIDI signal output by mLAN-NC1 is inputted. Connected to
pin No.58 (DA0[0]) of mLAN-NC1.
IN2/CLK2 I Connected to pin No.185 (CPU A22) of mLAN-NC1
88
89 IN1/CLK1 I Clock output from pin No.232 (ICLK) of mLAN-NC1 is inputted.
90 IN0/CLK0 I Bit clock (64Fs or 256Fs) from the main unit with MLN2 circuit
board installed is inputted.
91 VCC I Power supply (+3.3V)
92 I/O201 O Clock (128Fs or 64Fs) as a result of division of the clock inputted
to pin No.90 is output. Connected to pin No.87 (BCK128I) of
mLAN-PH2
93 I/O202 O Clock (64Fs) as a result of division of the clock inputted to pin
No.90 is output. Connected to pin No.88 (BCKI) of mLAN-PH2
94 I/O203 O Depending on operation condition, either lock signal of PLL
connected to mLAN-PH2 or lock signal detected by firmware of
mLAN-NC1 is output.
95 GND I Connected to GND
96 I/O204 O Clock as a result of dividing ICLK (24.576MHz) output by mLAN-
NC1 by 512 is output. Connected to pin No.43 (WCKI) of mLAN-
NC1
97 I/O205 I Terminal to operate internal divider so that clock output from pin
No.92 and No.93 become 128Fs and 64Fs respectively when
clock inputted to pin No.90 is 256Fs. When set to H level, clock is
output from pins No.92 and No.93 without being divided. In such
case, 64Fs clock is inputted to pin No.90.
98 I/O206 I Lock signal of PLL connected to mLAN-PH2 is inputted.
99 I/O207 O Mute control signal of audio signal sent from the main unit with
MLN2 circuit board installed is output. (H level: Muting executed)
I/O208 O Mute control signal of audio signal sent to the main unit with
MLN2 circuit board installed is output. (H level: Muting executed)
i88X
MLN2: IC14
FUNCTION
19