Philips HDD6320/00/05 Service Manual page 20

Micro audio jukebox
Table of Contents

Advertisement

5
3
XM2_MD[0..15]
3
XM2_MA[1..15]
FLASH MEMORY
256Kx16-Bit => 4 Megabit
D
+1.8V
U3
XM2_MA1
E1
A0
XM2_MA2
D1
A1
XM2_MA3
C1
A2
XM2_MA4
A1
A3
XM2_MA5
B1
A4
XM2_MA6
D2
A5
XM2_MA7
C2
A6
XM2_MA8
A2
A7
XM2_MA9
B5
A8
R35
0/NA
XM2_MA10
A5
A9
0402
XM2_MA11
C5
A10
XM2_MA12
1
2
D5
3
XM2_MA20_1
A11
XM2_MA13
B6
A12
XM2_MA14
A6
A13
XM2_MA15
C6
A14
+1.8V
XM2_MA16/RAS0#
D6
3
XM2_MA16/RAS0#
A15
XM2_MA17/CAS0#
E6
3
XM2_MA17/CAS0#
A16
XM2_MA18/WE#
B2
3
XM2_MA18/WE#
A17
XM2_MA19
C3
3
XM2_MA19
NC_3
XM2_MA20
R16
D4
NC_4
100K/NA
0402
F1
3
XM2_ROM.CS1#
CE
5%
G1
3
XM2_ROM.RD #
OE
A4
3
XM2_ROM.WR#
WE
XM2_BYTE#
C
F6
BYTE
B4
RESET
R560
1
2
3,7
RESET#
0/NA
C691
0402
10P/NA
0402
+/-10%
50V
R633
XM2_MA17/CAS0#
1
2
100K
0402
5%
R34
XM2_MA1
1
2
100K
0402
B
5%
RP503
XM2_MA5
1
3
XM2_MA5
XM2_MA14
2
3
XM2_MA14
XM2_MA15
3
3
XM2_MA15
XM2_MA16/RAS0#
4
3
XM2_MA16/RAS0#
RP501
1
XM2_MA19
2
3
XM2_MA19
XM2_MA25
3
3
XM2_MA25
XM2_MA26
4
3
XM2_MA26
PLACE NEAR U2
+1.8V
C524
C31
C527
C528
C30
0.1U
0.1U
0.1U
0.1U
0.1U
A
0402
0402
0402
0402
0402
16V
16V
16V
16V
16V
+80-20%
+80-20%
+80-20%
+80-20%
+80-20%
5
8.0 Overall Electrical Diagram
4
RAM TYPE/WIDTH
(UPPER 2 BITS ARE FIRMWARE SELECT)
ADDRESS
DESCRIPTION
A7
A6
A5
0
X
0
SRAM 16-BIT
0
X
1
SRAM 32-BIT
1
X
0
SDRAM 16-BIT
1
X
1
SDRAM 32-BIT
C13
BOOT VECTOR LOCATION (HARDWARE SELECT)
0.1U
0402
16V
ADDRESS
DESCRIPTION
+80-20%
A15 A14
0
0
EXT ROM0 (0000:0000) (DEFAULT)
0
1
EXT ROM1 (0800:0000)
C4
1
0
BOOTROM UART
NC_0
D3
NC_1
1
1
BOOTROM OTHER
B3
NC_2
XM2_MD0
E2
DQ0
H2
XM2_MD1
BOOT CLOCK SOURCE (HARDWARE SELECT)
DQ1
E3
XM2_MD2
DQ2
H3
XM2_MD3
ADDRESS
DESCRIPTION
DQ3
H4
XM2_MD4
A17 A16
DQ4
XM2_MD5
0
0
24.000MHZ
(DEFAULT)
E4
DQ5
XM2_MD6
H5
0
1
24.576MHZ
DQ6
E5
XM2_MD7
1
0
48.000MHZ
DQ7
F2
XM2_MD8
DQ8
1
1
RESERVED
G2
XM2_MD9
DQ9
F3
XM2_MD10
DQ10
XM2_MD11
G3
DQ11
XM2_MD12
BOOT OPTION
F4
DQ12
XM2_MD13
G5
DQ13
ADDRESS
DESCRIPTION
F5
XM2_MD14
DQ14
G6
XM2_MD15
A19
DQ15/A-1
0
0 = IDE0 (DEFAULT)
1
1 = IDE 1
R30
A3
1
2
RY/BY
XM2_ROM.RDY 3
0/NA
SST39WF400A
0402
BGA48_08MM_2
JTAG CONFIG (HARDWARE SELECT)
ADDRESS
DESCRIPTION
A26 A25
0
0
00 = Serial (CPU->COP)(DEFAULT)
0
1
01 = CPU only (CPU)
1
0
10 = COP only (COP)
1
1
11 = Parallel (CPU||COP)
FLASH BUS WIDTH
ADDRESS
DESCRIPTION
A1
0
0 = 16 BIT
1
1 = 8 BIT
100K*4
0804
5
6
7
8
5
RTC_INT#
5
6
7
8
100K*4
0804
R50
LAYOUT AS CLOSE TO
100K/NA
0402
PP5022 AS POSSIBLE
5%
X1
1
4
32.768K
MC146
C20
C27
C525
8P
8P
0.1U
0402
0402
+/-10%
0402
+/-10%
50V
16V
50V
+80-20%
SYSTEM CLOCK CRYSTAL
4
3
SDRAM
32Mx16-Bit => 64 Megabit
+1.8V
DEFAULT
U2
X
X
0
XM2_MD0
A8
DQ0
XM2_MD1
B9
DQ1
XM2_MD2
B8
DQ2
XM2_MD3
C9
DQ3
XM2_MD4
C8
DQ4
XM2_MD5
D9
DQ5
XM2_MD6
D8
DQ6
CKE
XM2_MD7
E9
DQ7
CLK
XM2_MD8
E1
DQ8
UDQM
XM2_MD9
D2
DQ9
LDQM
XM2_MD10
D1
DQ10
WE
XM2_MD11
C2
DQ11
CAS
XM2_MD12
C1
DQ12
RAS
XM2_MD13
B2
DQ13
XM2_MD14
B1
DQ14
XM2_MD15
A2
DQ15
BA1
BA0
XM2_MA1
H7
A0
XM2_MA2
H8
A1
XM2_MA3
J8
A2
NC0
XM2_MA4
J7
A3
XM2_MA5
J3
A4
XM2_MA6
J2
A5
XM2_MA7
H3
A6
XM2_MA8
H2
A7
XM2_MA9
H1
A8
XM2_MA10
G3
A9
XM2_MA11
H9
A10
XM2_MA12
G2
A11
XM2_MA13
G1
A12
K4S51163PF-PF75
BGA_CSP_54_6
REAL TIME CLOCK
+3.3V
R11
R18
0
4.7K
0402
0402
U11
5%
1
8
R22
0
0402
OSCI
VDD
2
7
1
2
OSCO
CLKOUT
3
6
INT
SCL
4
5
VSS
SDA
C526
10P/NA
PCF8563T
0402
+/-10%
I2C ADDRESS: READ
10100011
50V
I2C ADDRESS: WRITE 10100010
D5
2
3
1
1PS89SB15
1
2
K
SOT523N
R2
10K
1PS79SB30
C18
0402
SOD523
1U
0402
+80-20%
BT1
6.3V
ML414RH/F9C
3
2
+1.8V
C702
10P
0402
R567
+/-10%
100K
50V
0402
5%
U507
1
5
3,7
RESET#
OE
VCC
2
3
XM2_CKE
A
3
4
GND
Y
C548
SN74AUC1G126
0.1U
SC70_5
0402
16V
R570
+80-20%
0/NA
0402
F3
F2
CLK_SYS.OUT 3
F1
XM2_DQMH#
3
E8
XM2_DQML#
3
F9
XM2_MA18/WE# 3
F7
XM2_MA17/CAS0# 3
R634
F8
XM2_MA16/RAS0# 3
G9
1
2
CS
XM2_SDR_CS0# 3
SHORT-SMT10/NA
G8
XM2_MA15
3
G7
XM2_MA14
3
R646
E2
1
2
XM2_SDR_CS1# 3
0/NA
0402
+3.3V
+3.3V
JTAG INTERFACE
RP504
R602
100K*4
100K
0804
0402
5%
DBG3_TRST
3
DBG3_TRST
DBG3_TDI
3
DBG3_TDI
DBG3_TMS
3
DBG3_TMS
DBG3_TCK
3
DBG3_TCK
DBG3_TDO
3
DBG3_TDO
XTAL_32K_V
6
SYSTEM CLOCK CRYSTAL
R24
1M/NA
XTAL_32K.IN
3
0402
I2C_CLK
3,6,7,8
LAYOUT AS CLOSE TO
5%
I2C_DAT
3,6,7,8
PP5022 AS POSSIBLE
R23
1K
X2
0402
VCC_BAT
1
3
1%
2
4
24MHZ
C16
C37
D4
15P
12P
A
+3.3V
0402
0402
10%
+/-10%
25V
50V
Title
Arizona
Size
Document
C
Number
FLASH / SDRAM / RTC
Date:
Thursday, August 04, 2005
2
1
D
C
+3.3V
J502
12
11
10
9
8
7
6
5
4
3
2
1
FPC/FFC-12P
MOLEX
B
51441-1231
XTAL_24M.IN
3
XTAL_24M.OUT 3
A
Rev
R01
Sheet
4
of
9
1

Advertisement

Table of Contents
loading

This manual is also suitable for:

Hdd6330/17Hdd6320Hdd6330

Table of Contents