Aiwa XP-V311 Service Manual page 15

Pin No. Pin Name
37 DOUT
38 FSX
39 EFLG
40 TEST
41 EMPH
42 MUTEL
43 MUTER
44 LVDD
45 LCHO
46 LVSS
47 RVSS
48 RCHO
49 RVDD
50 XVDD
51 XIN
52 XOUT
53 XVSS
54 ASLRCK
55 ASDACK
56 ASDFIN
57 LRSY
58 DATACK
59 DATA
60 16M
61 SFSY
62 SBSY
63 PW
64 SBCK
65 CE
66 CL
67 DI
68 DO
69 *INT
70 *WRQ
71 *RES
72 DRF
I/O
O Digital OUT output pin. (EIAJ format)
O Output pin for the 7.35kHz synchronization signal divided from the crystal osillator.
O
C1 C2 error correction monitor pin. Test input pin. Must be connected to OV.
I
Emphasis pin. Which becomes an input pin after reset and can becontrolled externally.
I/O
This becomes an emphasis monitor pin under control by command.
O L channnel mute output pin.
O R channel mute output pin.
L channel power supply pin. (2000pF or more path controller to be inserted at a point
—
nearer to the pin between this pin and GND)
O L channel output pin.
— L channel ground pin, Must be connected to 0V.
— R channel ground pin, Must be connected to 0V.
O R channel output pin.
R channel power supply pin. (2000pF or more path controller to be inserted at a point
—
nearer to the pin between this pin and GND)
Crystal oscillator power supply pin. (2000pF or more path controller to be inserted at a
—
point nearer to the pin between this pin and GND)
I
Connections for a 16.9344MHz crystal oscillator pin.
O
— Crystal oscillator ground pin. Must be connected to 0V.
I L/R clock input pin. (Must be connected to 0V when unused)
I Bit clock input pin. (Must be connected to 0V when unused)
I L/R channel data input pin. (Must be connected to 0V when unused)
O L/R clock output pin.
O Bit clock output pin.
O L/R channel data output pin.
O 16.9344MHz output pin.
Subcode frame synchronization signal output pin. This signal falls when the subcode is
O
in the standby state.
O Subcode clock synchronization signal output pin.
O Subcode P, Q, R, S, T, U and W output pin.
I Subcode readout clock input pin.
I Chip enable signal input pin.
I Data transfer clock input pin.
I Data input pin.
O Data output pin.
O Interruption signal output pin.
O Interruption signal output pin.
I Reset input pin. This pin must be set low briefly after power is first applied.
O Focus ON detect pin.
17
Description