Supero H8DSR-8 User Manual

Serverboard

Hide thumbs

Table Of Contents

Table of Contents

Quick Links

Download this manual

H8DSR-8

H8DSR-i

USER'S MANUAL

Revision 1.0

Table of Contents

Need help?

Do you have a question about the H8DSR-8 and is the answer not in the manual?

Questions and answers

Summary of Contents for Supero H8DSR-8

Page 1 H8DSR-8 H8DSR-i USER’S MANUAL Revision 1.0...
Page 2 The information in this User’s Manual has been carefully reviewed and is believed to be accurate. The vendor assumes no responsibility for any inaccuracies that may be contained in this document, makes no commitment to update or to keep current the information in this manual, or to notify any person or organization of the updates.
Page 3: About This Manual
This manual is written for system integrators, PC technicians and knowledgeable PC users. It provides information for the installation and use of the H8DSR-8/H8DSR-i serverboard. The H8DSR-8/H8DSR-i is based on the ServerWorks HT-2000/1000 chipset and supports single or dual AMD Opteron processors (single or dual core) in 940-pin microPGA ZIF sockets and up to 32 GB of DDR266/200 or 16 GB of DDR333/400.
Page 4: Table Of Contents
Manual Organization ....................iii Chapter 1: Introduction Overview ......................1-1 Checklist ....................1-1 H8DSR-8/H8DSR-i Image ................ 1-3 H8DSR-8/H8DSR-i Serverboard Layout ..........1-4 H8DSR-8/H8DSR-i Quick Reference ............1-5 Serverboard Features ................1-6 ServerWorks HT-2000/1000 Chipset: System Block Diagram ....1-8 Chipset Overview ................... 1-9 PC Health Monitoring ...................
Page 5 Table of Contents USB0/1 (Universal Serial Bus Ports) ............. 2-10 USB2/3 Headers ..................2-11 Serial Ports ..................... 2-11 Fan Headers ..................2-11 Overheat LED ..................2-11 Power LED/Speaker ................2-12 JLAN1/2 (Ethernet Ports) ............... 2-12 IPMB Header ..................2-12 SMB Power .................... 2-12 Overheat LED ..................
Page 6 H8DSP-8/H8DSP-i User’s Manual No Power ....................3-1 No Video ....................3-1 Memory Errors ..................3-2 Losing the System’s Setup Conﬁ guration ..........3-2 Technical Support Procedures ............... 3-2 Frequently Asked Questions ................3-3 Returning Merchandise for Service ..............3-4 Chapter 4: BIOS Introduction .....................
Page 7: Chapter 1: Introduction
Please check that the following items have all been included with your serverboard. If anything listed here is damaged or missing, contact your retailer. One (1) H8DSR-8 or H8DSR-i serverboard One (1) IDE cable (CBL-036) One (1) ﬂ oppy cable (CBL-022)
Page 8 H8DSR-8/H8DSR-i User’s Manual Notes...
Page 9: H8Dsr-8/H8Dsr-I Image
Chapter 1: Introduction Figure 1-1. H8DSR-8/H8DSR-i Image Note: the H8DSR-8 is pictured. The H8DSR-i shares the same layout but without SCSI controllers, jumpers or connectors.
Page 10: H8Dsr-8/H8Dsr-I Serverboard Layout
H8DSR-8/H8DSR-i User’s Manual Figure 1-2. H8DSR-8/H8DSR-i Serverboard Layout (not drawn to scale) Mouse COM1 U320 SCSI CHB LAN2 LAN1 USB0/1 BIOS JPA3 Rage JBT1 JPA1 Battery JPG1 JOH1 AIC-7902W JWOR JPXBO DB8/7/6/5/4/3/2/1 JPXAO IPMB JPA2 Speaker HT-1000 JP17 JWF1 JP10...
Page 11: H8Dsr-8/H8Dsr-I Quick Reference
Chapter 1: Introduction H8DSR-8/H8DSR-i Quick Reference Jumpers Description Default Setting JBT1 CMOS Clear See Section 2-7 Onboard Spkr En/Disable Pins 6-7 (Enabled) C1/2 C to PCI Enable/Disable Closed (Enabled) JPA1* SCSI Enable/Disable Pins 1-2 (Enabled) JPA2, JPA3* SCSI Channel A/B Term.
Page 12: Serverboard Features
H8DSR-8/H8DSR-i User’s Manual Serverboard Features • Single or dual AMD Opteron 200 series 64-bit processors in 940-pin microPGA ZIF sockets Memory • Eight dual/single channel DIMM slots supporting up to 32 GB of registered ECC DDR266/200 or up to 16 GB of registered ECC DDR400/333 SDRAM Note: Memory capacities are halved for single CPU systems.
Page 13 Chapter 1: Introduction ACPI Features • Microsoft OnNow • Slow blinking LED for suspend state indicator • BIOS support for USB keyboard • Main switch override mechanism • Internal/external modem ring-on Onboard I/O • Adaptec AIC-7902W SCSI controller for dual-channel Ultra320 SCSI, RAID 0, 1, 10 and JBOD supported (H8DSP-8 only) •...
Page 14: Serverworks Ht-2000/1000 Chipset: System Block Diagram
H8DSR-8/H8DSR-i User’s Manual 184- pin DIMMs 184 -pin DIMMs 16 x 16 @ 1 GB (x2) Opteron Opteron Processor (2) Processor (1) 144-bit, 200-400 MT/s 144-bit, 200-400 MT/s 16 x 16 @ 1 GB x8 PCI-Express Slots 133 MHz PCI-X Slot...
Page 15: Chipset Overview
Chapter 1: Introduction Chipset Overview The H8DSR-8/H8DSR-i serverboard is based on a ServerWorks chipset composed of two main components: the HT-2000 HyperTransport SystemI/O controller and the HT-1000 HyperTransport SystemI/O Hub. The HT-2000/1000 chipset provides high performance, scalability and reliability. Its HyperTransport architecture reduces IO bottlenecks to improve overall system performance.
Page 16: Pc Health Monitoring
H8DSR-8/H8DSR-i User’s Manual PC Health Monitoring This section describes the PC health monitoring features of the H8DSR-8/H8DSR- i. The serverboard has an onboard System Hardware Monitor chip that supports PC health monitoring. Onboard Voltage Monitors for the CPU core voltages, +2.5V, +5V, +1.2V, ±12V and Battery Voltage...
Page 17: Power Conﬁ Guration Settings
Chapter 1: Introduction Power Conﬁ guration Settings This section describes the features of your serverboard that deal with power and power settings. Microsoft OnNow The OnNow design initiative is a comprehensive, system-wide approach to system and device power control. OnNow is a term for a PC that is always on but appears to be off and responds immediately to user or other requests.
Page 18: Power Supply
It is even more important for processors that have high CPU clock rates of 1 GHz and faster. The H8DSR-8/H8DSR-i accommodates 12V ATX power supplies. Although most power supplies generally meet the speciﬁ cations required by the CPU, some are inadequate.
Page 19: Super I/O
Chapter 1: Introduction Super I/O The disk drive adapter functions of the Super I/O chip include a ﬂ oppy disk drive controller that is compatible with industry standard 82077/765, a data separator, write pre-compensation circuitry, decode logic, data rate selection, a clock genera- tor, drive interface control logic and interrupt and DMA logic.
Page 20 H8DSR-8/H8DSR-i User’s Manual Notes 1-14...
Page 21: Chapter 2: Installation
Chapter 2: Installation Chapter 2 Installation Static-Sensitive Devices Electric Static Discharge (ESD) can damage electronic com ponents. To prevent damage to your system board, it is important to handle it very carefully. The following measures are generally sufﬁ cient to protect your equipment from ESD. Precautions •...
Page 22: Processor And Heatsink Installation
H8DSR-8/H8DSR-i User's Manual Processor and Heatsink Installation Exercise extreme caution when handling and installing the proces- sor. Always connect the power cord last and always remove it be- fore adding, removing or changing any hardware components. Installing the CPU Backplates Two CPU backplates (BKT-0004) are optional items that may be included in the retail box.
Page 23 Chapter 2: Installation 4. With the CPU inserted into the socket, inspect the four corners of the CPU to make sure that it is properly installed and ﬂ ush with the socket. 5. Gently press the CPU socket lever down until it locks in the plastic tab. For a dual-processor system, repeat these steps to install another CPU into the CPU#2 socket.
Page 24: Mounting The Serverboard Into A Chassis
1. Check the compatibility of the serverboard ports and the I/O shield The H8DSR-8/H8DSR-i serverboard requires a chassis that can support extended ATX boards 12" x 13.05" in size. Make sure that the I/O ports on the serverboard align with their respective holes in the I/O shield at the rear of the chassis.
Page 25 Chapter 2: Installation Support The H8DSR-8/H8DSR-i supports single or dual-channel, registered ECC DDR400/333/266/200 SDRAM. Both interleaved and non-interleaved memory are supported, so you may populate any number of DIMM slots (see note on previous page and charts on following page). The CPU2 DIMM slots can only be accessed when two CPUs are installed (however, the CPU2 DIMM slots are not required to be populated when two CPUs are installed).
Page 26 H8DSR-8/H8DSR-i User's Manual Populating Memory Banks for 128-bit Operation CPU1 CPU1 CPU1 CPU1 CPU2 CPU2 CPU2 CPU2 DIMM1A DIMM1B DIMM2A DIMM2B DIMM1A DIMM1B DIMM2A DIMM2B Notes: X indicates a populated DIMM slot. If adding at least four DIMMs (with two CPUs installed), the conﬁ...
Page 27: I/O Port And Control Panel Connections
I/O ports. Figure 2-3. I/O Port Locations and Deﬁ nitions Note: the H8DSR-8 also includes an external SCSI port located beside the VGA port. Front Control Panel JF1 contains header pins for various front control panel connectors. See Figure 2-4 for the pin deﬁ...
Page 28: Connecting Cables
+3.3V +3.3V The main power supply connector on -12V +3.3V the H8DSR-8/H8DSR-i (J1B4) meets the SSI (Superset ATX) speciﬁ cation. PS_ON You can only use a 20-pin power sup- ply cable on the serverboard. Make sure that the orientation of the connec- tor is correct.
Page 29: Power Led
Chapter 2: Installation Power LED Power LED Pin Deﬁ nitions (JF1) The Power LED connection is located Pin# Deﬁ nition on pins 15 and 16 of JF1. Refer to the table on the right for pin deﬁ nitions. Control HDD LED HDD LED The HDD (IDE Hard Disk Drive) LED Pin Deﬁ...
Page 30: Power Fail Led
H8DSR-8/H8DSR-i User's Manual Power Fail LED Power Fail LED Pin Deﬁ nitions (JF1) The Power Fail LED connection is lo- Pin# Deﬁ nition cated on pins 5 and 6 of JF1. See the table on the right for pin deﬁ nitions.
Page 31: Usb2/3 Headers
Ground Note: NC indicates no connection. Fan Headers Fan Header Pin Deﬁ nitions (FAN1-5) The H8DSR-8/H8DSR-i has ﬁ ve 3-pin Pin# Deﬁ nition fan headers. Fan speed is controlled FAN2 Power via Thermal Management with a BIOS FAN2 Tachometer setting.
Page 32: Power Led/Speaker
H8DSR-8/H8DSR-i User's Manual Power LED/Speaker PWR LED Connector Pin Deﬁ nitions (JD1) Pin# Deﬁ nition On JD1, pins 1, 2, and 3 are for the +Vcc power LED and pins 4 through 7 are for the speaker. See the tables on the -Vcc right for pin deﬁ...
Page 33: Overheat Led
Chapter 2: Installation Overheat LED Overheat LED Pin Deﬁ nitions (JOH1) Connect an LED to the JOH1 header Pin# Deﬁ nition to provide warning of a chassis over- heating condition. See the table on the OH Active right for pin deﬁ nitions. Wake-On-Ring Wake-On-Ring The Wake-On-Ring header is desig-...
Page 34: Jumper Settings
H8DSR-8/H8DSR-i User's Manual Jumper Settings Explanation of Jumpers To modify the operation of the Connector serverboard, jumpers can be used to Pins choose between optional settings. Jumpers create shorts between two pins to change the function of the Jumper connector. Pin 1 is identiﬁ ed with a square solder pad on the printed circuit board.
Page 35: Pci-X Slot Frequency Select
Chapter 2: Installation PCI-X Slot Frequency Select PCI-X Slot Frequency Select Jumpers JPXAO and JPXBO are Jumper Settings used to set the speed of PCI-X slots (JPXAO/JPXBO) #7 and #6, respectively. The recom- Jumper Setting Deﬁ nition mended (default) setting is open for Pins 1-2 66 MHz PCI-X Auto.
Page 36: Scsi Controller Enable/Disable
H8DSR-8/H8DSR-i User's Manual SCSI Controller Enable/ Disable (H8DSR-8 only) SCSI Enable/Disable Jumper Settings (JPA1) Jumper JPA1 is used to enable or dis- Both Jumpers Deﬁ nition able the Adaptec AIC-7902W SCSI Pins 1-2 Enabled controller. The default setting is on pins...
Page 37: I 2 C To Pci Enable/Disable
Chapter 2: Installation C to PCI Enable/Disable C1/2 pair of jumpers allow you to connect the System Management Bus C to PCI Enable/Disable Jumper Settings to any one of the PCI slots. The default C1/JI setting is closed for both jumpers to en- Jumper Setting Deﬁ...
Page 38: Scsi Activity Leds
H8DSR-8/H8DSR-i User's Manual SCSI Activity LEDs (H8DSR- SCSI Channel Activity LEDs 8 only) (DA1/DA2) State System Status There are two SCSI activity LEDs on SCSI Channel Active the serverboard. When illuminated, SCSI Channel Inactive DA1 indicates activity on SCSI chan- nel A and DA2 indicates activity on SCSI channel B.
Page 39: Floppy, Ide, Scsi And Sata Drive Connections
Chapter 2: Installation Floppy, IDE, SCSI and SATA Drive Connections Use the following information to connect the ﬂ oppy and hard disk drive cables. The ﬂ oppy disk drive cable has seven twisted wires. A red mark on a wire typically designates the location of pin 1. A single ﬂ...
Page 40: Ide Connector
H8DSR-8/H8DSR-i User's Manual IDE Connector IDE Drive Connectors Pin Deﬁ nitions (JIDE1) Pin# Deﬁ nition Pin # Deﬁ nition There are no jumpers to con- ﬁ gure the onboard IDE connec- Reset IDE Ground tor. See the table on the right...
Page 41: Scsi Connectors
Chapter 2: Installation SCSI Connectors Ultra320 SCSI Drive Connectors Pin Deﬁ nitions (JA1/JB1) (H8DSR-8 only) Pin# Deﬁ nition Pin # Deﬁ nition Refer to the table at right for +DB (12) -DB (12) pin deﬁ nitions for the Ultra320 +DB (13)
Page 42: Sata Connectors
H8DSR-8/H8DSR-i User's Manual SATA Connectors SATA Connector Pin Deﬁ nitions (SATA0 - SATA3) There are no jumpers to con- Pin # Deﬁ nition figure the SATA connectors. Ground See the table on the right for pin deﬁ nitions. Ground Ground...
Page 43: Chapter 3: Troubleshooting
Chapter 3: Troubleshooting Chapter 3 Troubleshooting Troubleshooting Procedures Use the following procedures to troubleshoot your system. If you have followed all of the procedures below and still need assistance, refer to the ‘Technical Support Procedures’ and/or ‘Returning Merchandise for Service’ section(s) in this chapter. Always disconnect the AC power cord before adding, changing or installing any hardware components.
Page 44: Memory Errors
H8DSR-8/H8DSR-i User's Manual NOTE If you are a system integrator, VAR or OEM, a POST diagnostics card is recommended. For I/O port 80h codes, refer to App. B. Memory Errors 1. Make sure that the DIMM modules are properly and fully installed.
Page 45: Frequently Asked Questions
Frequently Asked Questions Question: What type of memory does my serverboard support? Answer: The H8DSR-8/H8DSR-i supports up to 32 GB of registered ECC DDR266/200 or up to 16 GB of registered ECC DDR400/333 interleaved or non- interleaved SDRAM with two CPUs installed. With only one CPU installed the maximum memory support is halved.
Page 46: Returning Merchandise For Service
H8DSR-8/H8DSR-i User's Manual Question: Why can't I turn off the power using the momentary power on/off switch? Answer: The instant power off function is controlled in BIOS by the Power But- ton Mode setting. When the On/Off feature is enabled, the serverboard will have instant off capabilities as long as the BIOS has control of the system.
Page 47: Chapter 4: Bios
Chapter 4 BIOS Introduction This chapter describes the AMIBIOS™ Setup utility for the H8DSR-8/H8DSR-i. The AMI ROM BIOS is stored in a ﬂ ash chip and can be easily upgraded using a ﬂ oppy disk-based program. Note: Due to periodic changes to the BIOS, some settings may have been added or deleted and might not yet be recorded in this manual.
Page 48: Main Setup
H8DSR-8/H8DSR-i User's Manual Main Menu When you ﬁ rst enter AMI BIOS Setup Utility, you will see the Main setup screen. You can always return to the Main setup screen by selecting the Main tab on the top of the screen.
Page 49 Chapter 4: BIOS IDE Conﬁ guration Onboard PCI IDE Controller The following options are available to set the IDE controller status: Disabled will disable the controller. Primary will enable the primary IDE controller. There is no Secondary option since only one IDE slot is provided on the board. Primary IDE Master/Slave Highlight one of the two items above and press <Enter>...
Page 50 H8DSR-8/H8DSR-i User's Manual data transfer rate of 3.3 MBs. Select 1 to allow AMI BIOS to use PIO mode 1 for a data transfer rate of 5.2 MBs. Select 2 to allow AMI BIOS to use PIO mode 2 for a data transfer rate of 8.3 MBs. Select 3 to allow AMI BIOS to use PIO mode 3 for a data transfer rate of 11.1 MBs.
Page 51 Chapter 4: BIOS Floppy Conﬁ guration Floppy A Move the cursor to these ﬁ elds via up and down <arrow> keys to select the ﬂ oppy type. The options are Disabled, 360 KB 5 1/4", 1.2 MB 5 1/4", 720 KB 3½", 1.44 MB 3½”, and 2.88 MB 3½".
Page 52 H8DSR-8/H8DSR-i User's Manual PCI IDE BusMaster Set this value to allow or prevent the use of PCI IDE busmastering. Select "Enabled" to allow AMI BIOS to use PCI busmaster for reading and writing to IDE drives. The options are Disabled and Enabled.
Page 53: Chipset Menu
Chapter 4: BIOS Serial Port2 Address This option speciﬁ es the base I/O port address and Interrupt Request address of serial port 2. Select "Disabled" to prevent the serial port from accessing any system resources. When this option is set to "Disabled", the serial port physically becomes unavailable.
Page 54 H8DSR-8/H8DSR-i User's Manual MCT Timing Mode Sets the timing mode for memory. Options are Auto and Manual. User Conﬁ guration Mode Options are Auto and Manual. Bank Interleaving This setting is used to determine whether bank interleaving is to be employed.
Page 55 Chapter 4: BIOS ECC Chip Kill Allows the user to Enable or Disable ECC Chip Kill. DRAM Scrub Redirect Allows system to correct DRAM ECC errors immediately, even with background scrubbing on. Options are Enabled and Disabled. DRAM BG Scrub Corrects memory errors so later reads are correct.
Page 56 H8DSR-8/H8DSR-i User's Manual S-ATA Conﬁ guration HT1000 S-ATA Use this setting to Enable or Disable the on-chip SATA controller. S-ATA Mode Use this select either IDE or MMIO as the SATA mode. HT1000 SATA HostRaid Support This setting is used to Enable or Disable the SATA Host RAID.
Page 57 Chapter 4: BIOS Clear Event Log This setting will clear all event logs when set to "OK". The options are OK and Cancel. Event Log Statistics Highlight this item and press <Enter> to view details on the count of total unread events.
Page 58 H8DSR-8/H8DSR-i User's Manual MPS Conﬁ guration MPS Revision This setting allows the user to select the MPS revision level. The options are 1.1 and 1.4. PCI Express Conﬁ guration Active State Power Management This setting is used the Enable or Disable the PCI Express L0s and L1 Link power states.
Page 59 Chapter 4: BIOS System Health Monitor CPU Overheat Temperature Use the "+" and "-" keys to set the CPU temperature threshold to between 65 and 90 C. When this threshold is exceeded, the overheat LED on the chas- sis will light up and an alarm will sound. The LED and alarm will turn off once the CPU temperature has dropped to 5 degrees below the threshold set.
Page 60: Boot Menu
H8DSR-8/H8DSR-i User's Manual Boot Menu Boot Settings Conﬁ guration Quick Boot If Enabled, this option will skip certain tests during POST to reduce the time needed for the system to boot up. The options are Enabled and Disabled. Quiet Boot If Disabled, normal POST messages will be displayed on boot-up.
Page 61: Boot Device Priority
Chapter 4: BIOS Boot Device Priority This feature allows the user to prioritize the sequence for the Boot Device with the devices installed in the system. The recommended settings (with generic names) are: · 1st Boot Device – Removeable drive (e.g. ﬂ oppy drive) ·...
Page 62: Security Menu
H8DSR-8/H8DSR-i User's Manual Security Menu AMI BIOS provides a Supervisor and a User password. If you use both passwords, the Supervisor password must be set ﬁ rst. Change Supervisor Password Select this option and press <Enter> to access the sub menu, and then type in the password.
Page 63 Chapter 4: BIOS Load Optimal Defaults To set this feature, select Load Optimal Defaults from the Exit menu and press <Enter>. Then Select "OK" to allow BIOS to automatically load the Optimal Defaults as the BIOS Settings. The Optimal settings are designed for maximum system performance, but may not work best for all computer applications.
Page 64 H8DSR-8/H8DSR-i User's Manual Notes 4-18...
Page 65: Appendix A: Bios Error Beep Codes
Appendix A: BIOS Error Beep Codes Appendix A BIOS Error Beep Codes During the POST (Power-On Self-Test) routines, which are performed each time the system is powered on, errors may occur. Non-fatal errors are those which, in most cases, allow the system to continue the boot-up process.
Page 66 H8DSR-8/H8DSR-i User's Manual Notes...
Page 67: Appendix B: Bios Post Checkpoint Codes
Appendix B: BIOS POST Checkpoint Codes Appendix B BIOS POST Checkpoint Codes When AMIBIOS performs the Power On Self Test, it writes checkpoint codes to I/O port 0080h. If the computer cannot complete the boot process, diagnostic equipment can be attached to the computer to read I/O port 0080h. Uncompressed Initialization Codes The uncompressed initialization checkpoint codes are listed in order of execution: Checkpoint...
Page 68 H8DSR-8/H8DSR-i User's Manual Bootblock Recovery Codes The bootblock recovery checkpoint codes are listed in order of execution: Checkpoint Code Description The onboard ﬂ oppy controller if available is initialized. Next, beginning the base 512 KB memory test. Initializing the interrupt vector table next.
Page 69 Appendix B: BIOS POST Checkpoint Codes Uncompressed Initialization Codes The following runtime checkpoint codes are listed in order of execution. These codes are uncompressed in F0000h shadow RAM. Checkpoint Code Description The NMI is disabled. Next, checking for a soft reset or a power on condition. The BIOS stack has been built.
Page 70 H8DSR-8/H8DSR-i User's Manual Checkpoint Code Description Interrupt vector initialization is done. Clearing the password if the POST DIAG switch is on. Any initialization before setting video mode will be done next. Initialization before setting the video mode is complete. Conﬁ guring the mono- chrome mode and color mode settings next.
Page 71 Appendix B: BIOS POST Checkpoint Codes Checkpoint Code Description The memory below 1 MB has been cleared via a soft reset. Clearing the memory above 1 MB next. The memory above 1 MB has been cleared via a soft reset. Saving the memory size next.
Page 72 H8DSR-8/H8DSR-i User's Manual Checkpoint Code Description The password was checked. Performing any required programming before WIN- BIOS Setup next. The programming before WINBIOS Setup has completed. Uncompressing the WINBIOS Setup code and executing the AMIBIOS Setup or WINBIOS Setup utility next.
Page 73 Appendix B: BIOS POST Checkpoint Codes Checkpoint Code Description Returned from adaptor ROM at E000h control. Performing any initialization required after the E000 option ROM had control next. Initialization after E000 option ROM control has completed. Displaying the system conﬁ guration next. Uncompressing the DMI data and executing DMI POST initialization next.
Page 74 H8DSR-8/H8DSR-i User's Manual Notes...

This manual is also suitable for:

H8dsr-i

Supero H8DSR-8 User Manual

Chapter 1: Introduction

Chapter 2: Installation

Chapter 3: Troubleshooting

Chapter 4: BIOS

Appendix A: BIOS Error Beep Codes

Appendix B: BIOS POST Checkpoint Codes

Quick Links

Need help?

Questions and answers

Subscribe to Our Youtube Channel

Related Manuals for Supero H8DSR-8

Summary of Contents for Supero H8DSR-8

This manual is also suitable for:

Table of Contents