Intel CH-486-33A User Manual
  1. Manuals
  2. Brands
  3. Intel Manuals
  4. Motherboard
  5. CH-486-33A
  6. User manual
Intel CH-486-33A User Manual

Intel CH-486-33A User Manual

Hide thumbs
Table of Contents

Advertisement

Quick Links

Download this manual
CH-486-33A
Manual
User's

Advertisement

Table of Contents
loading

Related Manuals for Intel CH-486-33A

Summary of Contents for Intel CH-486-33A

  • Page 1 CH-486-33A Manual User’s...
  • Page 2 __ _ _ _.___ ____________ IBM PC/XT/AT/PS-2 are registered trademarks of International Business Machines Corporation. AMI is a trademark of American Megatrends, inc. 486 is a trademark of Intel Corporation. Other brand and product name or trademarks and/or registered trademarks of respective companies.

  • Page 3: Table Of Contents

    Contents Table Of 1. Introduction Hardware Description 21 I System Description 2 2 - Connector and Jumper Settings 2 3 I DRAM Bank Configuration 2 4 - SRAM Configuration BIOS Setup 31 - BIOS Overview 3 2 I Standard CMOS Setup 3 3 - Advanced CMOS Setup 3 4 -...

  • Page 4: Introduction

    The 82C493 System Controller (sysc) The 82C392 Data Buffer Contrdler (DBC) The 82C206 Integrated Peripheral Controller (IPC) l-l. CH-486-33A Mainboard Specification 33 MHz INTEL 80486 DX CPU OR 20125 MHz INTEL 80486 SX CPU ISA architecture Copy-Back Direct-Mapped Cache with size of 64KB...
  • Page 5 WEITEK 4167 coprocessor socket on board On board rechargeable battery back-up for CMOS configuration and real-time dock Optimized for OS/2, window/386, window 3.0, XENIX, UNIX software operation Baby AT size, with XT/AT mounting hole lntroductlon...

  • Page 6: Hardware Description

    2. Hardware Description 2-l System Description Microprocessor 80486 The 80486 is a high performance 32.bit microprocessor with on-chip memory management, floating point and cache memory units. It is binary compatible with members of the 86 architectural family. The 486 CPU contains all the features of the 386 CPU with enhancements to increase performance.

  • Page 7: 2 - Connector And Jumper Settings

    4167 Floating-point Coprocessor The WEITEK 4167 is a high-performance single-chip floating-point coprocessor for 80486 microprocessor. It is upwardly binary compatible with the WEITEK 3167 coprocessor. The 4167 coprocessor is a memory-mapped peripheral that communicates with the 80486 over the same address bus tklt connects the main memory to CPU.
  • Page 8 JPll 82c4w WEITEK 4167 DRAMBank DRAMBank JP12 Hardware Description...
  • Page 9 Hardware Reset switch Connector sw2: Hardware Turbo Switch Connector Keyboard Connector JlO: External Battery Connector Jll , J12: Power Connector Keylock and Power LED Connector J23: J24: Speaker Connector JP12: Turbo LED Connector Hardware Description...
  • Page 10 @pen Cache size selectable Short 256K IOpen JPlO [Always Open JPll Cache size selectable Short 256K IOpen NOTE : 1. TItose enclosed in box ate Mainboard Default 2. This Mainbmud mly supput Intel C u Iater stepping cfpracesscx. Hardware Description...

  • Page 11: 3 I Dram Bank Configuration

    2-3. DRAM Bank Configuration The CH-486.33A supports 2 banks of page mode local memory, DRAM devices are either 256Kb, 1Mb or 4Mb large. Total memory is between 1MB and 32MB. The following table illustrates the configuration supported. Bank 0 1 Bank 1 Total 256K I256K...

  • Page 12: Sram Configuration

    SRAM Configuration The CH-486-33A has a non-pipeline mode with a 16 bytes line size copy-back Direct-mapped cache, because this cache controller design two-way interleave cache read/write, so only support 64K or 256K secondary cache size. The following table shows the TAG RAM size, cache RAM size and cacheable main memory size supported by CH-486-33A.

  • Page 13: Bios Setup

    3.BlOS S E T U P 3-l. BIOS OVERVIEW The SETUP program is used to configure the system. These system options are stored in the CMOS. If the CMOS is good, the system is configured with the values stored in the CMOS. If the CMOS is bad, the system is configured with the default values stored in the ROM file.
  • Page 14 There are two ways to enter the BIOS setup program 1. Whenever BIOS detects any equipment error or the CMOS contents are not consistent with the equipment. 2. After the power on memory test, the screen will show: Hit <DEL> If you want to run setup Press the DEL key to get the following screen: BIOS SETUP...

  • Page 15: I Standard Cmos Setup

    AMI BIOS SETUP UTILITIES (1990) American Megatrends Inc., All Rights Reserved STANDARD CMOS SETUP ADVANCED CMOS SETUP ADVANCED CHIPSET SETUP AUTO CONFIGURATION WITH BIOS DEFAULTS AUTO CONFIGURATION WITH POWER-ON DEFAULTS WRITE TO CMOS AND EXIT DO NOT WRITE TO CMOS AND EXIT __ _______ ___.
  • Page 16 The user is given a warning message before he is allowed to change any of the setup parameters. The warning message is shown as following: ______________ _ _ _ _ _ . - - _ _ - ______- -- --__ _.._-____--_ -_ .- ---.- .-.

  • Page 17: Standard Cmos Setup

    3-2 STANDARD CMOS SETUP This option is used to configure the following options: Date: Month, Date and Year Time: Hour, Minute and Second Daylight Saving: Disabled or Enabled Hard Disk C: and Hard Disk D: The user can choose any of the standard hard disk types from 1 to 46 or he can choose type 47 which is the user defineable type.
  • Page 18 BIOS SETUP PROGRAM-STANDARD CMOS SEI’UP (C)1990 American Megatrends Inc., All Rights Reserved Base memory: 640 KB Date (mm/ date/ year): Wed, Jun 05 1991 Ext. 15 : 35 : 50 lime (hour/ min/ set): memory: 7168 KB Cyln Head WPcom LZone Sect Size Daylight saving Disabled Hard disk C: type...
  • Page 19 Note: Daylight Saving The RTC has a built-in capability to automatically adjust the time on the two daylight savings days of the year (*). If this is desired, set the field to “Enable”. Otherwise, set field to “Disabled”. Note that in general, nothing will be immediately observable by setting the field to either state.
  • Page 20 3-3. ADVANCE CMOS SETUP CMOS The ADVANCED SETUP option is used to set the various system options for the user. The user can get various options, some of which are listed below: Weitek Processor External Cache Memory Internal Cache Memory Adaptor ROM Shadow Shadow RAM BIOS SETUP...

  • Page 21: Advanced Cmos Setup

    ___ _---- BIOS SETUP PROGRAM ADVANCED CMOS SETUP _ __--_-.___J ___._____~~- ____~-_--- (C) 1990 American Megalrends Inc., All Rights Reserved I I - - - - - - - Weitek Processor : Absent External Cache Memory Enabled Internal Cache Memory Enabled Adaptor ROM Shadow C800,16K Disabled...
  • Page 22 Explanation of keys: Exit to previous screen Arrow keys Cursor movement PageUp/PageDown/Ctrl PageUp/Ctrl PageDown: Modify the value of the option by l/-1/10/-10. If the option has less than 10 available answers, then c Ctrl PageUP > is the same as <...
  • Page 23 External Cache Memory This function can be setup enable/disable External Cache (second leave cache) 64/256KB. Internal Cache Memory This function can be setup enable/disable CPU Internal cache 8 Adaptor RAM Shadow Adaptor Shadow RAM address range from C8000H to EFFFFH, each Block size at 16KB for enable or disable Shadow RAM There are four function that can be selected: Video...

  • Page 24: Advanced Chipset Setup

    3-4 ADVANCED CHIPSET SETUP The ADVANCED CHIPSET SETUP option is used to change the register values for the chipset registers. The chipset registers control most of the system options in the computer. Explanation keys: Exit to previous screen Arrow keys Cursor movement PageUp/PageDown/Ctrl PageUp/Ctrl PageDown M o d i f y...
  • Page 25 _ _ - . _ _ . _ - - _ - _- _ __- - - - - _ _~- _ __-_--.-~ - __. _ _-_ - -~----- BIOS Setup Program AMI BIOS Utilities 1990 American Megatrends Inc., All Rights Reserved - -.-----------_--- Disabled Non-Cacheable Block- 1 Size...
  • Page 26 Non-Cacheable Block Size This setup for set Non-Cacheable block size of 64/128/256/5 12K/Disable Non-Cacheable Block Base This setup for set Non-Cacheable Block Starting address for example, if a 512KB non-cacheable block is selected its starting address is a multiple of 512KB Cacheable RAM Address Range This Cacheable DRAM size, you can select from range (l-64MB)

  • Page 27: 5 I Auto Configuration With Bios

    3-5. AUTO CONFIGURATION WITH BIOS DEFAULTS When you enter AUTO CONFIGURATION WITH BIOS DEFAULTS, the screen will be as follows: BIOS SETUP PROGRAM AMI BIOS SETUP UTILITIES (C) 1990 American Megatrends Inc., All Rights Reserved STANDARD CMOS SETUP ADVANCED CMOS SETUP AUTO CONFIGURATION WlTH BIOS DEFAULTS AUTO CONFIGURATION WlTH POWER-ON DEFAULTS Load BIOS Setup Default Values from ROM Table (Y/N) .? N...

  • Page 28: Auto Configuration With Power-On Defaults

    3-6 AUTO CONFIGURATION WITH POWER-ON DEFAULTS. When you enter AUTO) CONFIGURATION WITH POWER-ON DEFAULTS, the screen will be as follows: - AM BIOS SETUP PROGRAM BIOS SETUP UTILITIES (C)l990 American Megatrends Inc., All Rights Reserved STANDARD CMOS SETUP ADVANCED CMOS SETUP AUTO CONFIGURATION WITH BIOS DEFAULTS AUTO CONFIGURATION WITH POWER-ON DEFAULTS Load Power-On Default Values from ROM Table (Y/N) ? N...

  • Page 29: Write To Cmos And Exit

    3-9. WRITE TO CMOS AND EXIT The options set in the Standard Setup, Advanced Setup, Advanced Chip-set Setup and the New Password (if it has been changed) are stored in the CMOS. The CMOS checksum is calculated and written into the CMOS. After that, control is passed back to the BIOS.

Table of Contents