Pin Description - Fujitsu MB15F74UV Datasheet

Dual serial input pll frequency synthesizer
Table of Contents

Advertisement

PIN DESCRIPTION

Pin
Pin no.
I/O
name
1
GND
Ground pin for OSC input buffer and the shift register circuit.
Prescaler input pin for the IF-PLL.
2
fin
I
IF
Connection to an external VCO should be AC coupling.
Prescaler complimentary input for the IF-PLL section.
3
Xfin
I
IF
This pin should be grounded via a capacitor.
4
GND
Ground pin for the IF-PLL section.
IF
Power supply voltage input pin for the IF-PLL section, the shift register and the oscillator
5
V
CCIF
input buffer.
6
Do
O
Charge pump output for the IF-PLL section.
IF
Power saving mode control pin for the IF-PLL section. This pin must be set at "L" when
7
PS
I
the power supply is started up. (Open is prohibited.)
IF
PS
Lock detect signal output (LD) /phase comparator monitoring output (fout) pin. The out-
8
LD/fout
O
put signal is selected by LDS bit in a serial data.
LDS bit
Power saving mode control for the RF-PLL section. This pin must be set at "L" when the
9
PS
I
power supply is started up. (Open is prohibited. )
RF
PS
10
Do
O
Charge pump output for the RF-PLL section.
RF
11
V
Power supply voltage input pin for the RF-PLL section.
CCRF
12
GND
Ground pin for the RF-PLL section
RF
Prescaler complimentary input pin for the RF-PLL section.
13
Xfin
I
RF
This pin should be grounded via a capacitor.
Prescaler input pin for the RF-PLL.
14
fin
I
RF
Connection to an external VCO should be via AC coupling.
Load enable signal input pin (with the schmitt trigger circuit)
15
LE
I
When LE is set "H", data in the shift register is transferred to the corresponding latch ac-
cording to the control bit in a serial data.
Serial data input pin (with the schmitt trigger circuit)
16
Data
I
Data is transferred to the corresponding latch (IF-ref. counter, IF-prog. counter,
RF-ref. counter, RF-prog. counter) according to the control bit in a serial data.
Clock input pin for the 23-bit shift register (with the schmitt trigger circuit)
17
Clock
I
One bit data is shifted into the shift register on a rising edge of the clock.
The programmable reference divider input pin. TCXO should be connected with an AC
18
OSC
I
IN
coupling capacitor.
"H" ; Normal mode/PS
IF
IF
"H" ; outputs fout signal/LDS bit
"H" ; Normal mode/PS
RF
Descriptions
"L" ; Power saving mode
"L" ; outputs LD signal
"L" ; Power saving mode
RF
MB15F74UV
3

Advertisement

Table of Contents
loading

Table of Contents