Sony BDP-BX1 Service Manual page 70
Blu-ray disc/dvdplayer
Hide thumbs
Also See for BDP-BX1:
- Service manual (129 pages) ,
- Operating instructions manual (79 pages) ,
- Specifications (2 pages)
Table of Contents
Advertisement
BDP-BX1/S350
Pin No.
F18
F19
F20
F21
F22
F23
F24
F25
F26
F27
F28
F29
F30
F31
F32
F33
G1
G2
G3
G4
G5
G6
G7
G8
G9
G10
Gll
G12
G13
G14
G15
G16
G17
G18
G19
G20
G21
G22
G23
G24
G25
G26
G27
G28
G29
G30
G31
G32
G33
H1
H2
H3
H4
H5
H6
H7
H8
H9
H10
Hll
H12
Name
SAVDDTIO
SAVDDDIG
GPIO27
GPIO30
GPIO25
GPIO24
GPIO 17
GPIO 12
GPIO7
VRVDD
TMODE5
TEST
S2DOUT
AO 1LRCK
AO1BCK
VDD3
XO
GND
PCIAD28
PCIAD26
PCIAD31
PCIAD
15
PCIAD16
PCIAD10
VDD3
GND
GPIO50
GPIO75
GPIO61
VDD3
GPIO73
SAVDDDIG
SAVDDANA
SAGNDDIG
SAGNDDIG
GPIO36
VDD10
GND
VDD3
VDD3
GPIO 11
VDD10
VRGND
TMODE2
S2CKIN
SODOUT
SOCKOUT
S2DIN
SODIN
GND
CLKSEL
PCICLKI
GND
PCIRSTB
VDD3
VDD10
VOID
VOID
VOID
VOID
VOID
I/O
Description
1.8V supply
(Serial
ATA Tx I/O)
1.05V
supply
(Serial
ATA digital
VDD)
I
EJ2DINT
(JTAG
I/F
1 debug
interrupt)
I
PCI INT A (PCI Interrupt:
USB)
I
EJ2TMS
(JTAG
I/F
1 Mode
Set)
O
EJ2TDO
(JTAG
I/F
1 Data Out)
O
XAMUTE
(Audio
Mute:
"H": Normal
"L": Mute)
O
GLB XRST
(Not used)
O
PCI GNT1
(Not used)
1.05V supply
for VR5500
PLL
I
Test terminal
(Not used:
Fixed
at "L")
I
Test terminal
(Not used:
Fixed
at "L")
O
IF SDI (IFcon
Communication
Data
Out)
O
LR Clock
for 2ch output
O
Bit Clock
for 2ch output
3.3V supply
(I/O buffers)
O
Crystal
Output
Ground
for digital
and DDR2
SDRAM
I/O
PCI Address
Data
I/O
PCI Address
Data
I/O
PCI Address
Data
I/O
PCI Address
Data
I/O
PCI Address
Data
I/O
PCI Address
Data
3.3V supply
(I/O buffers)
Ground
for digital
and DDR2
SDRAM
I/O
VOHSB:
Horizontal
Sync Signal
I/O
AOHBD0:
Data output
for External
HDMI
I/O
VODY9:
Digital
Video Y Data Output
3.3V supply
(I/O buffers)
I/O
AOHLRCK:
External
HDMI
LRCK
Clock
Output
1.05V supply
(Serial ATA digital
VDD)
1.8V supply
(Serial
ATA analog
VDD)
Digital
Ground
for Serial ATA
Digital
Ground
for Serial ATA
O
FORMAT0
(480,
1080
"0" 720
"1")
1.05V supply
(core)
Ground
for digital
and DDR2
SDRAM
3.3V supply
(I/O buffers)
3.3V supply
(I/O buffers)
I
EMMA
DIPSW0
(Fixed
at "H")
1.05V supply
(core)
Ground
for VR5500
PLL
I
Test terminal
(Not used:
Fixed
at "L")
I
IF SCK (IFcon
Communication
Clock
In)
O
EMMA
CSI0
DO (CSI0
Data Out)
O
EMMA
CSI0
CKIO
(CSI0
Clock
Out)
I
IF SDO (IFcon
Communication
Data In)
I
CSI0 DI (CSI0
Data In)
Ground
for digital
and DDR2
SDRAM
I
OSC27/CLK27IN
Select
Signal
I
PCI 33MHz
Clock
Input
Ground
for digital
and DDR2
SDRAM
I
PCI Hardware
Reset
3.3V supply
(I/O buffers)
1.05V supply
(core)
This pin is not ball.
This pin is not ball.
This pin is not ball.
This pin is not ball.
This pin is not ball.
6-4
Hide quick links:
Advertisement
Table of Contents
