Table of Contents
Advertisement
4-1.
1
2
SECTION 4
DIAGRAMS
SCHEMATIC
DIAGRAM
— Audio Section —
TO DIGITAL
(B) BOARD
12
1C102,202
TDBO353DP
A/0_AMP.
13
14
15
1L.5V
1C3q
sf
DISTORTION |
|,
ae
ao
(1%e)(1/2W)
(1%) (1/2W)
~O.7V RIG 22k -1.05V
CHANNAL
SAMPLE HOLD
PULSE OUTPUT|
UPPER ORDER:
COMPARATOR
CIRCUIT
C104, 204
TDBO3530P
INTEGRATOR
R136 |0k
(1%) (1/2)
<M —
R135 10k
(1%) 1/4W)
0103, 203
HZ6B2L
4
5
6
7
8
9
10
11
jc
<
1c301_T
0
C 1 0 1 , 201
LF353N/GLEA3I2
1,201
2SKi5
Ge IN
REC VOL ¥} |[AUDIO BOARD(I/3)} '°3°!,,,12803530P
aber
eons
Pinal
BOARD
BOARD
ang'
Ol01, 201 HZ6B2L
lOk (1%)
(174W)
A fr |
it
vt
RvIO2 | OFFSET
Rus
;
(1%e)(1/2W)
WM
H1.5V
RIO1
RI04
22k
47
ov
LPFIOI
CN IO!
(1%e)(1/2W)
(1% 1/20)
sis
fh) Oy
>
RIO9 10k
RIOT 6.8k
aes
UPAN(1/2
1%)1/2W)
(aw)
*)
1
9 (vew
'
AD
OFFSET
1
paral OB
~
1C303 CX20017
4.8V
D/A CONVERTER
Q102,202
2SKI52
DISCHARGE
22.6ySec
a3z3 nazi
$eaca
SRC332
sey
tc,
Ok
Tiok.
Fiok)
= plOOV
uaa)
@-
.
z
2WCK
17"
(88kHz)
TTL—=ECL
INTERFACE
256: 1
CIRCUIT.
CONSTANT
e-— DATA
CURRENT
UPPER ORDER
8 BIT
SHIFT REGISTOR
LATCH COUNTER
of
-3.2v
36k C34iokt
(1%) 22
Se
vem 63V
0307
1€304 »PD4053
SWITCHING
C104, 204 TDBO3530P
BUFFER AMP
| | | | | fo
el
|. 3y Sec
0307
HZ6C3
|
|
_ fe
|__|
23ySec
LPF202__
22.5ySec
D306
HZ6B2L
U.5V
Advertisement
Table of Contents
