Table of Contents
Advertisement
PCIe Gen-5 M.2 Socket-3 Test Adapters User Manual
Figure 17. CBB (PCIEG5-M2-TPA3-CBB) characterization without renormalization or gating
Figure 18. CLB and CBB (PCIEG5-M2-TPA3-CLBCBB) mated insertion and return loss with
renormalization and gating
P a g e
| 20
©2023 Wilder Technologies, LLC
Document No. 910-0077-000 Rev. B
Advertisement
Table of Contents
