Table of Contents
Advertisement
Acer
with signal internally. TVS101, TVS102, TVS103 are ESD protector to prevent U104 from ESD.
- Signal DDC_SCL (series clock) inputs via CN102#15, and then passes through ZD102 Zener for
ESD protection, goes into EDID EEPROM IC U103 #6.
- Signal DDC_SDA (series data) inputs via CN102#12, and then passes through ZD105 Zener for
ESD protection, goes into EDID EEPROM IC U103 #5.
- Signal TTL vertical sync. (Vsync) inputs via CN102 #14, and then clamped by ZD103 Zener,
passes through R124, and then goes into IC U104 (RTD2023L) #4.
- Signal TTL horizontal sync. (Hsync) inputs via CN102 #13, and then clamped byZD104 Zener,
passes through R125,R126, and then goes into IC U104 (RTD2023L) #5.
- CN102#5 is defined as cable detect pin, this detector realize passes through R152 Pull hight, go
into U105#9.
- U103 +5V is supplied by PC via CN102#9, or supplied by Monitor self via D101.
- U103 is an EEPROM IC which is memory and EDID data saved in it.
3.2.2 Buttons Control
- Button "Power" on right side bezel connects to U105 (MTV512) #48 through R177, via
CN104#4.
- Button "UP" "DOWN ""MENU" "AUTO" on right side bezel connects to U105 (MTV512)
#11,#12,#47,#46 through R175,R173,R172,R176,via CN104 #6, #7, #8, #5.
- U106 is an EEPROM IC which memory factory setting and save the value adjusted by user.
- SCL on U106 #6 and SDA on U106 #5 flow into U105 (MTV512) #37, #38.
- LED Indicator on Front Bezel
a. When press button "power", U105 (MTV512) #1 sends out high potential, via R174, flow to
CN104 #2 on keypad, LED Blue ON.
b. When in "Suspend" mode, U105 (MTV512) #2 sends out a high potential, via R178, flows to
CN104 #1 on keypad, LED Amber ON.
3.2.3 Realtek CHIP U104 (RTD2023L)
- U104 (RTD2023L) #21~#30 output 8 bit even LVDS digital data to panel control circuit through
CN103.
- U104 (RTD2023L) #31~#40 output 8 bit odd LVDS digital data to panel control circuit through
CN103.
- U104 (RTD2023L) #15 outputs Brightness "PWM" signals to control CCFL brightness.
Please refer to RTD2023L Pin Assignments table in page
3.2.4 Myson chip U105(MTV512)
- U105 (MTV512) #39 output PPWR "H" potential to make Q103 conducted, and then make Q101
conducted, +5V flow to CN103#1~#3 as Panel VDD .
- U105 (MTV512) #40 output CCFL_ON/OFF "H" potential to control Inverter on/off.
- TCLK by Crystal 24MHz input to U105 (MTV512) #15,#16.
3.2.4 Regulator Circuit
- +5V is from switching mode power supply for Panel used.
- +3.3V generates from +5V through C101 and C103 filtering and U101 which is output +3.3V
LDO for U103, U104 and U105 used.
- +1.8V generates from +5V through C101 and C103 filtering and U102 which is output +1.8V
LDO, for U104 used.
3.2.5 Audio circuit
- Audio Signal R,L,GND input through P701,#2,#5,#1, Stop DC via C711, C712, and then enter
into U701 (TDA7496L) analog input terminal #4,#9.
- U701 (TDA7496L) #14,#17 output R,L audio data to Speaker through CN701.
- U105 (MTV512) #14 output MUTE "H" potential to control U701on/off.
- U105 (MTV) #45 outputs Volume "PWM" signals to control U701 Volume.
7
Service Manual
Advertisement
Table of Contents
