Sony XAV-AX5000 Service Manual page 48

Hide thumbs Also See for XAV-AX5000:
Table of Contents

Advertisement

XAV-AX5000
DISPLAY BOARD IC1105 TMM9200_B (MULTIMEDIA INTERFACE)
Pin No.
Pin Name
1
BOOT1
2
NRESET
3
PLL0VDD12_0
4
PLL1VDD12_0
5
PLL2VDD12_0
6
VDDP4
7
XI
8
XO
9
VDD_USB20_0
10
USB20_DM
11
USB20_TXRTUNE
12
USB20_DP
13
AVDD330
ADCAIN7 to
14 to 17
ADCAIN4
18
VDDA_ADC_0
19, 20
ADCAIN3, ADCAIN2
21
VDACCOMP
22
VDACVREF
23
VDACIREF
24
VDACAVDD33A
25
VDAC1
26
VDACAVDD33D
27, 28
PWM_L, PWM_R
29
VDDC2_0
30 to 32
P121 to P123
33
P124
34
P125
MDA4, MDA3, MDA5,
35 to 41
MDA2, MDA6, MDA1,
MDA7,
42
VDDP5_0
43, 44
MDA0, MDA8
45, 46
BA1, BA0
47
NDCS0
48
NRAS
49
DCLK
50
NCAS
51
MDB23
52
DQM1
53
NDWE
54
MDB24
55
VDDP6_0
56
MDB8
57
DQM0
58, 59
MDB22, MDB25
60
VDDC3_0
MDB9, MDB7,
MDB21, MDB26,
MDB10, MDB6,
MDB11, MDB27,
61 to 75
MDB5, MDB20,
MDB12, MDB28,
MDB4, MDB19,
MDB3,
76
VDDP7_0
MDB29, MDB13,
MDB18, MDB2,
MDB30, MDB14,
77 to 88
MDB1, MDB17,
MDB31, MDB15,
MDB16, MDB0
48
I/O
-
Not used
I
Reset signal input from the system controller
-
Power supply terminal (+1.3V)
-
Power supply terminal (+1.3V)
-
Power supply terminal (+1.3V)
-
Power supply terminal (+3.3V)
I
System clock input terminal (24 MHz)
O
System clock output terminal (24 MHz)
-
Power supply terminal (+1.3V)
I/O
Two-way USB data (–) bus with the USB charging controller
-
Not used
I/O
Two-way USB data (+) bus with the USB charging controller
-
Power supply terminal (+3.3V)
-
Not used
-
Power supply terminal (+3.3V)
-
Not used
-
Not used
-
Not used
-
Not used
-
Power supply terminal (+3.3V)
-
Not used
-
Power supply terminal (+3.3V)
-
Not used
-
Power supply terminal (+1.3V)
O
Address signal output to the SD-RAM
O
Clock enable signal output to the SD-RAM
O
Address signal output to the SD-RAM
O
Address signal output to the SD-RAM
-
Power supply terminal (+3.3V)
O
Address signal output to the SD-RAM
O
Bank address signal output to the SD-RAM
O
Chip select signal output to the SD-RAM
O
Row address signal output to the SD-RAM
O
Clock signal output to the SD-RAM
O
Row address signal output to the SD-RAM
I/O
Two-way data bus with the SD-RAM
O
Data mask signal output to the SD-RAM
O
Write enable signal output to the SD-RAM
I/O
Two-way data bus with the SD-RAM
-
Power supply terminal (+3.3V)
I/O
Two-way data bus with the SD-RAM
O
Data mask signal output to the SD-RAM
I/O
Two-way data bus with the SD-RAM
-
Power supply terminal (+1.3V)
I/O
Two-way data bus with the SD-RAM
-
Power supply terminal (+3.3V)
I/O
Two-way data bus with the SD-RAM
Description
"L": reset
SYS SET

Advertisement

Table of Contents
loading

Table of Contents