Table of Contents
Advertisement
)
C810
C805
0.1
1000P
2
31
30
29
28
27
26
25
OLTAGE
EGULATOR
TIMING
GENERATOR
BLK LEVEL &
GAIN ADJ.
D
Q
C
ESTORE
6
7
8
9
10
11
12
ON THIS DIAGREM IS STOP MODE.(EVF:ON)
5
40
2.4
HCK
24
4.8
HPL
23
2.6
VREF
22
R806
0
VSS
21
9.0
VDD
20
2.0
VEE
19
2.2
VCOM
18
2.2
HODL
17
4.8
VPL
16
7.8
VCK
15
7.3
VIDH
14
4.8
PDR
13
6
:VIDEO MAIN SIGNAL PATH
TO
B/W EVF LCD PANEL
FP802
1
R802
1K
2
3
TCL
4
VIDL
5
RENO
6
RENE
7
H CK
8
H PL
9
V REF
10
VSS
11
VDD
12
VEE
13
V COM
14
HLTOR
15
HODL
16
V PL
17
V CK
18
VIDH
19
PDR
20
NV-GS5,GS4,GS3,GS1
B/W EVF SCHEMATIC DIAGRAM
(NV-GS4,GS3EG/EGM/B,GS1 ONLY)
7
Advertisement
Table of Contents
