Table of Contents
Advertisement
5
VCCK and Digital I/O Bypass
U401A
P15
DVSS
AVDD12_APLL
W16
DVSS
AVDD12_ADCPLL
U16
DVSS
AVDD12_SYSPLL
AB15
DVSS
AVDD12_TVDPLL
V15
DVSS
T15
DVSS
R14
D
DVSS
AVSS12_PLL
AC14
DVSS
AVSS12_PLL
W14
DVSS
AD13
DVSS
N14
DVSS
G10
DVSS
AB13
DVSS
VCCIO33
U20
DVSS
VCCIO33
AF9
DVSS
VCCIO33
F9
DVSS
VCCIO33
D9
DVSS
VCCIO33
AE8
DVSS
VCCIO33
G8
DVSS
VCCIO33
E8
DVSS
VCCIO33
C8
DVSS
VCCIO33
W6
DVSS
L6
DVSS
J6
DVSS
W4
DVSS
VCCK
L4
DVSS
VCCK
J4
DVSS
VCCK
Y3
DVSS
VCCK
AB21
DVSS
VCCK
Y21
DVSS
VCCK
C
V21
DVSS
VCCK
T21
DVSS
VCCK
P21
DVSS
VCCK
D21
Power
DVSS
VCCK
B21
DVSS
VCCK
&
AC20
DVSS
VCCK
AA20
DVSS
VCCK
Ground
W20
DVSS
VCCK
R20
DVSS
VCCK
AB19
DVSS
VCCK
N20
DVSS
VCCK
AB17
DVSS
VCCK
Y19
VCCK
DVSS
V19
DVSS
VCCK
T19
DVSS
VCCK
AC18
DVSS
VCCK
AA18
DVSS
VCCK
W18
DVSS
VCCK
U18
DVSS
VCCK
R18
DVSS
VCCK
AA16
DVSS
VCCK
Y17
DVSS
VCCK
V17
DVSS
VCCK
T17
DVSS
VCCK
B
AC16
DVSS
VCCK
AC22
DVSS
VCCK
AA22
DVSS
VCCK
W22
DVSS
VCCK
U22
DVSS
VCCK
R22
DVSS
VCCK
G22
DVSS
VCCK
E22
DVSS
VCCK
AD21
DVSS
P23
DVSS
T23
DVSS
V23
DVSS
Y23
DVSS
AB23
DVSS
DVSS
AD23
DVSS
DVSS
R24
DVSS
DVSS
U24
DVSS
DVSS
MT5363LICG
A
5
4
AVDD1V25_PLL
AG30
AH33
AG32
AF29
C428
C429
100N 16V
100N 16V
AH29
AH31
DVDD3V3IO
AF13
W36
W34
W32
C430
C431
V31
100N 16V
100N 16V
H31
J30
H23
AF15
VCCK
AD15
V25
T25
AA24
VCCK
N24
AE22
R16
AD17
AD19
AE18
C435
C436
C437
C438
AE20
AE16
100N 16V
100N 16V
100N 16V
N22
100N 16V
W24
Y15
AE14
AA14
U14
Y13
V13
AG12
AL8
AJ8
AM7
AK7
AH7
AL6
AJ6
AM5
AK5
R703
AN4
AL4
4.7K 1/10W
AM3
M_SPDIF_Out
AN2
AL2
AM1
Y25
AB25
AD25
P25
AE24
AC24
4
3
AVDD1V25
R511
0R01 1/10W
DVDD3V3
Bottom Side
C432
C433
C434
100N 16V
100N 16V
100N 16V
Bottom Side
C441
C440
C442
C439
C443
C527
100N 16V
100N 16V
100N 16V
100N 16V
1uF 16V
100N 16V
MT5363 STRAPPING MODE
DVDD3V3
M_AOLRCK
R512
4.7K 1/10W
M_AOBCK
R513
4.7K 1/10W
R514
NC/4.7K 1/10W
DVDD3V3
R515
M_AOSDATA0
4.7K 1/10W
M_OPWM1
R516
4.7K 1/10W
OPCTRL3_LOG_USE
R517
4.7K 1/10W
3
2
3,5,6,7,9,17
3,5,7,8,15,17
3,5,6,7,8,9,10,11,12,13,14,15,16,17
6
OPCTRL3_LOG_USE
C528
1uF 16V
2
1
DVDD3V3
DVDD3V3
AVDD1V25
AVDD1V25
3
VCCK
VCCK
GND
HW Strap Setting
M_AOLRCK
8
M_AOLRCK
M_AOBCK
8
M_AOBCK
M_AOSDATA0
8
M_AOSDATA0
M_SPDIF_Out
8,9
M_SPDIF_Out
M_OPWM1
7
M_OPWM1
OPCTRL3_LOG_USE
MAIN [4] BYPASS/TRAP
1
D
C
B
A
Advertisement
Table of Contents
