Stlite49M; General Description; Features; Absolute Maximum Ratings - Hitachi 42LDF30UB Service Manual

Table of Contents

Advertisement

15.18.

STLITE49M

15.18.1. General Description

The ST7LITE49M is a member of the ST7 microcontroller family. All ST7 devices are
based on a common industry-standard 8-bit core, featuring an enhanced instruction set.
The ST7LITE49M features FLASH memory with byte-by-byte In-Circuit Programming
(ICP) and In-Application Programming (IAP) capability. Under software control, the
ST7LITE49M device can be placed in Wait, Slow, or Halt mode, reducing power
consumption when the application is in idle or standby state. The enhanced instruction
set and addressing modes of the ST7 offer both power and flexibility to software
developers, enabling the design of highly efficient and compact application code. In
addition to standard 8-bit data management, all ST7 microcontrollers feature true bit
manipulation, 8x8 unsigned multiplication and indirect addressing modes. The
ST7LITE49M features an on-chip Debug Module (DM) to support In-Circuit Debugging
(ICD). For a description of the DM registers, refer to the ST7 ICC Protocol Reference
Manual.

15.18.2. Features

Memories: 4 Kbytes single voltage extended Flash (XFlash) Program memory
with Read-out protection In-Circuit Programming and In-Application programming
(ICP and IAP) Endurance: 10K write/erase cycles guaranteed Data retention: 20
years at 55 °C, 384 bytes RAM, 128 bytes data EEPROM with read-out
protection, 300K write/erase cycles guaranteed, data retention: 20 years at 55 °C.
Clock, Reset and Supply Management: 3-level low voltage supervisor (LVD) for
main supply and an auxiliary voltage detector (AVD) for safe power-on/off, Clock
sources: Internal trimmable 8 MHz RC oscillator, auto wake-up internal low
power, low frequency oscillator, crystal/ceramic resonator or external clock, Five
power saving modes: Halt, Active-Halt, Auto Wake-up from Halt, Wait and Slow
I/O Ports: Up to 24 multifunctional bidirectional I/Os, 8 high sink outputs
5 timers: Configurable watchdog timer, Dual 8-bit Lite Timers with prescaler, 1
real time base and 1 input capture, Dual 12-bit Auto-reload Timers with 4 PWM
outputs, input capture, output compare, dead-time generation and enhanced one
pulse mode functions
Communication interface: I²C multimaster interface
A/D converter: 10 input channels
Interrupt management: 13 interrupt vectors plus TRAP and RESET
Instruction set: 8-bit data manipulation, 63 basic instructions with illegal opcode
detection, 17 main addressing modes, 8 x 8 unsigned multiply instructions
Development tools: Full HW/SW development package, DM (Debug Module)

15.18.3. Absolute Maximum Ratings

Advertisement

Table of Contents
loading

This manual is also suitable for:

42ldf30ua42ldf30u

Table of Contents