Related Manuals for Supero SUPER PIIIDM3
Summary of Contents for Supero SUPER PIIIDM3
- Page 1 ® UPER SUPER PIIIDM6 SUPER PIIIDM4 SUPER PIIIDM3 SUPER PIIIDME USER’S MANUAL Revision 1.2...
- Page 2 SUPERMICRO COMPUTER reserves the right to make changes to the product described in this manual at any time and without notice. This product, including software, if any, and documentation may not, in whole or in part, be copied, photocopied, reproduced, translated or reduced to any medium or machine without prior written consent.
-
Page 3: Preface
CMOS. For quick reference, a general FAQ [Frequently Asked Questions] section is provided. Instructions are also included for contacting technical support. In addition, you can visit our web site at www.supermicro.com/ techsupport.htm for more detailed information. Chapter 4 includes an introduction to BIOS and provides detailed information on running the CMOS Setup utility. - Page 4 UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME User’s Manual Appendix A offers information on BIOS error beep codes and messages. Appendix B provides post diagnostic error messages.
-
Page 5: Table Of Contents
Checklist ... 1-1 Contacting Supermicro ... 1-2 SUPER PIIIDM6 Image ... 1-4 SUPER PIIIDM4 Image ... 1-5 SUPER PIIIDM3 Image ... 1-6 SUPER PIIIDME Image ... 1-7 SUPER PIIIDM6 Layout ... 1-8 SUPER PIIIDM4 Layout ... 1-10 SUPER PIIIDM3 Layout ... 1-12 SUPER PIIIDME Layout ... - Page 6 UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME User’s Manual PWR_ON ... 2-8 NIC_LED ... 2-8 Reset ... 2-8 C ... 2-8 Chassis Intrusion ... 2-9 Keyboard Lock ... 2-9 Overheat LED ... 2-9 Extra Universal Serial Bus Connection ... 2-9 Speaker ... 2-10 Infrared Header ... 2-10 Fan Headers ...
- Page 7 Chapter 3: Troubleshooting Troubleshooting Procedures ... 3-1 Before Power On ... 3-1 No Power ... 3-1 No Video ... 3-1 Memory Errors ... 3-2 Losing the System’s Setup Configuration ... 3-2 Technical Support Procedures ... 3-2 Frequently Asked Questions ... 3-3 Returning Merchandise for Service ...
- Page 8 UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME User’s Manual Notes...
-
Page 9: Chapter 1: Introduction
One (1) Floppy ribbon cable for (1) 5.25-inch floppy and (2) 3.5-inch floppy drives One (1) Serial COM 2 cable One (1) I/O backpanel shield SCSI Accessories (for PIIIDM6, PIIIDM4 and PIIIDM3 only) One (1) 50-pin Ultra SCSI cable One (1) 68-pin Ultra Wide SCSI cable One (1) 68-pin LVD SCSI cable... - Page 10 UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME User's Manual Notes...
-
Page 11: Contacting Supermicro
2051 Junction Avenue San Jose, CA 95131 U.S.A. Tel: +1 (408) 895-2001 Fax: +1 (408) 895-2008 E-mail: marketing@supermicro.com (General Information) support@supermicro.com (Technical Support) Web site: www.supermicro.com European Office Address: Super Micro Computer B.V. Het Sterrenbeeld 28, 5215 ML, 's-Hertogenbosch, The Netherlands... -
Page 12: Super Piiidm6 Image
UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME User's Manual SUPER PIIIDM6 Figure 1-1. SUPER PIIIDM6 Image... -
Page 13: Super Piiidm4 Image
Chapter 1: Introduction SUPER PIIIDM4 Figure 1-2. SUPER PIIIDM4 Image (Currently there is no picture for the PIIIDM4. This board shares the same PCB with the PIIIDM6, the only difference is the SCSI configuration.) -
Page 14: Super Piiidm3 Image
UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME User's Manual SUPER PIIIDM3 Figure 1-3. SUPER PIIIDM3 Image... -
Page 15: Super Piiidme Image
Chapter 1: Introduction SUPER PIIIDME Figure 1-4. SUPER PIIIDME Image... -
Page 16: Super Piiidm6 Layout
UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME User's Manual Figure 1-5. SUPER PIIIDM6 Layout J 3 4 PS/2 P S / 2 MOUSE J 1 9 P a r a l l e l Port J17, J18 U S B LINE IN LINE OUT PCI 1... - Page 17 Jumpers Description JBT1 CMOS Clear (p. 2-13) Front Side Bus Speed (p. 2-13) Pin 1-2 (CPU Select) Manufacturer's Setting Host Bus ECC (p. 2-14) AC97 Audio (p. 2-14) SCSI Termination (p. 2-14) JP10 Overheat Alarm (p. 2-14) JP11 Onboard LAN/NIC (p. 2-15) JP13 P/S Failure Alarm (p.
-
Page 18: Super Piiidm4 Layout
UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME User's Manual Figure 1-6. SUPER PIIIDM4 Layout J 3 4 PS/2 P S / 2 MOUSE J 1 9 P a r a l l e l Port J17, J18 U S B LINE IN LINE OUT PCI 1... - Page 19 Jumpers Description JBT1 CMOS Clear (p. 2-13) Front Side Bus Speed (p. 2-13) Pin 1-2 (CPU Select) Manufacturer's Setting Host Bus ECC (p. 2-14) AC97 Audio (p. 2-14) SCSI Termination (p. 2-14) JP10 Overheat Alarm (p. 2-14) JP11 Onboard LAN/NIC (p. 2-15) JP13 P/S Failure Alarm (p.
-
Page 20: Super Piiidm3 Layout
UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME User's Manual Figure 1-7. SUPER PIIIDM3 Layout PS/2 KB PS/2 MOUSE Parallel Port J17, J18 LINE IN LINE OUT PCI 1 JP11 PCI 2 PCI 3 CD_1 CD PCI 4 Also see the figure on page 2-5 for the locations of the I/O ports and 2-6 for the Front Control Panel (JF1) connectors. - Page 21 Jumpers Description SCSI Termination (p. 2-14) JBT1 CMOS Clear (p. 2-13) Front Side Bus Speed (p. 2-13) Pin 1-2 (CPU Select) Manufacturer's Setting Host Bus ECC (p. 2-14) AC97 Audio (p. 2-14) JP10 Overheat Alarm (p. 2-14) JP11 Onboard LAN/NIC (p. 2-15) JP13 P/S Failure Alarm (p.
-
Page 22: Super Piiidme Layout
UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME User's Manual Figure 1-8. SUPER PIIIDME Layout PS/2 KB PS/2 MOUSE Parallel Port COM1 PCI 1 JP11 PCI 2 PCI 3 CD_1 CD PCI 4 Also see the figure on page 2-5 for the locations of the I/O ports and 2-6 for the Front Control Panel (JF1) connectors. - Page 23 Jumpers Description JBT1 CMOS Clear (p. 2-13) Front Side Bus Speed (p. 2-13) Pin 1-2 (CPU Select) Manufacturer's Setting Host Bus ECC (p. 2-14) AC97 Audio (p. 2-14) JP11 Onboard LAN/NIC (p. 2-15) JP13 P/S Failure Alarm (p. 2-15) Connectors Description CHASSIS FAN1 Primary Chassis Fan Header (p.
-
Page 24: Chipset: System Block Diagram
UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME User's Manual Figure 1-9. 840 Chipset: System Block Diagram 1-16... - Page 25 Features of the PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME • Single or dual Pentium II 350-450 MHz processors at 100 MHz bus speed or single or dual Pentium III 450-733 MHz processors at 133/100 MHz bus speed Note: Please refer to the support section of our web site for a complete listing of supported processors.
- Page 26 • SUPER PIIIDM6 - Extended ATX: 12" x 11.55" (305 x 293 mm) • SUPER PIIIDM4 - Extended ATX: 12" x 11.55" (305 x 293 mm) • SUPER PIIIDM3 - Extended ATX: 12" x 11.55" (305 x 293 mm) • SUPER PIIIDME - Extended ATX: 12" x 11.55" (305 x 293 mm)
-
Page 27: Chipset Overview
Chipset Overview Intel’s 840 chipset is based on the new modular design introduced by the 800 series chipsets and consisting of three main components. The 82840 Memory Controller Hub (MCH) provides support for AGP2x/4x and AGP Pro. An 82801 I/O Controller Hub (ICH) connects the PCI slots, IDE controllers and USB ports to the MCH via an accelerated hub architecture. -
Page 28: Pc Health Monitoring
The default setting is Always OFF. PC Health Monitoring This section describes the PC health monitoring features of the SUPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME. All have an onboard System Hardware Moni- tor chip that supports PC health monitoring. Because system restoral... - Page 29 Seven Onboard Voltage Monitors for the CPU Core, Chipset Voltage, +3.3V, 5V and 12V The onboard voltage monitor will scan these seven voltages continuously. Once a voltage becomes unstable, it will give a warning or send an error message to the screen. Users can adjust the voltage thresholds to define the sensitivity of the voltage monitor.
-
Page 30: 1-4 Acpi/Pc 98 Features
UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME User's Manual System Resource Alert This feature is available when used with Intel's LANDesk Client Manager (optional). It is used to notify the user of certain system events. example, if the system is running low on virtual memory and there is insuf- ficient hard drive space for saving the data, you can be alerted of the potential problem. - Page 31 looking for it in the Device Manager, which is located in the Control Panel in Windows. Microsoft OnNow The OnNow design initiative is a comprehensive, system-wide approach to system and device power control. OnNow is a term for a PC that is always on but appears to be off and responds immediately to user or other re- quests.
-
Page 32: Power Supply
LAN traffic is kept to a minimum and users are not interrupted. The motherboards have a 3-pin header (WOL) to connect to the 3-pin header on a Network Interface Card (NIC) that has WOL capability. -
Page 33: Super I/O
Chapter 1: Introduction Super I/O The disk drive adapter functions of the Super I/O chip include a floppy disk drive controller that is compatible with industry standard 82077/765, a data separator, write pre-compensation circuitry, decode logic, data rate selection, a clock gen- erator, drive interface control logic and interrupt and DMA logic. - Page 34 UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME User's Manual Notes 1-26...
-
Page 35: Chapter 2: Installation
Static-Sensitive Devices Static-sensitive electrical discharge can damage electronic components. To prevent damage to your system board, it is important to handle it very carefully. The following measures are generally sufficient to protect your equipment from static discharge. Precautions • Use a grounded wrist strap designed to prevent static discharge. •... -
Page 36: Processor Installation
UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME User's Manual Processor Installation When handling the processor package, avoid placing direct pressure on the label area of the fan. The following pages cover the installation procedure. You should install the processor to the motherboard first, then install the motherboard in the chassis, then the memory and add-on cards, and finally the cables and drivers. -
Page 37: Mounting The Motherboard In The Chassis
Mounting the Motherboard in the Chassis All motherboards have standard mounting holes to fit different types of chassis. Chassis may include a variety of mounting fasteners made of metal or plastic. Although a chassis may have both types, metal fasteners are the most highly recommended because they ground the motherboard to the chassis. -
Page 38: Installing Dimms
As stated in 1 above, you must populate either two or four banks of memory. Support The PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME supports registered DIMMs and ECC type memory. PC133 and PC100 memory are both supported but will result in the same perfomance, as the memory bus runs at 100 MHz. -
Page 39: Port/Control Panel Connector Locations
To Remove: Use your thumbs to gently push near the edge of both ends of the module. This should release it from the slot. Port/Control Panel Connector Locations The I/O ports are color coded in conformance with the PC 99 specification. See Figure 2-3 below for the colors and locations of the various I/O ports. - Page 40 UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME User's Manual Front Control Panel JF1 contains header pins for various front control panel connectors. See Figure 2-4 for the pin definitions of the speaker, overheat LED, keyboard lock, chassis intrusion, I2C, USB0, reset, power on, hard drive LED and power LED headers, which are all located on JF1.
-
Page 41: Connecting Cables
Connecting Cables Power Supply Connector After you have securely mounted the motherboard, memory and add-on cards, you are ready to connect the cables. ATX power supply cable to J27 by aligning the tabs on both connec- tors. See Table 2-1 for the pin definitions of an ATX power sup- ply. -
Page 42: Super Piiidm6/Piiidm4/Piiidm3/Piiidme User's Manual
UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME User's Manual PWR_ON The PWR_ON connection is lo- cated on pins 11 and 13 of JF1. Momentarily contacting both pins will power on/off the system. The user can also configure this but- ton to function as a suspend but- ton. -
Page 43: Chassis Intrusion
Chassis Intrusion The Chassis Intrusion connection is located on pin 20 of JF1. See Table 2-9 for pin definitions. Keyboard Lock The Keyboard Lock connection is located on pins 22 and 24 of JF1. See Table 2-10 for pin definitions. Pins 5 through 7 are for the power LED. -
Page 44: Speaker
UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME User's Manual Speaker The speaker connection is located on pins 28, 30, 32 and 34 of JF1. See Table 2-13 for pin definitions. Infrared Header A 6-pin header for infrared de- vices is located just below JF1 on the motherboard. -
Page 45: Atx Ps/2 Keyboard And Mouse Ports
ATX PS/2 Keyboard and PS/2 Mouse Ports The ATX PS/2 keyboard and the PS/2 mouse are located on J13. See Table 2-17 for pin definitions. (The mouse port is above the key- board port. See Figure 2-3.) Universal Serial Bus (USB) Two Universal Serial Bus connec- tors are located on J12. -
Page 46: Wake-On-Ring
UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME User's Manual Wake-On-Ring The Wake-On-Ring header is des- ignated as WOR. This function al- lows your computer to receive and be "woken up" by an incoming call when in the suspend state. Refer to Table 2-21 for pin defini- tions. -
Page 47: Jumper Settings
Jumper Settings Explanation of Jumpers To modify the operation of the moth- erboard, jumpers can be used to choose between optional settings. Jumpers create shorts between two pins to change the function of the connector. Pin 1 is identified with a square solder pad on the printed cir- cuit board. -
Page 48: Host Bus Ecc
See Table 2-27 for jumper settings. SCSI Termination Enable/ Disable (not on PIIIDME) Jumper JP8 (JA1 on the PIIIDM3) allows you to enable or disable termination for the SCSI connec- tors. The normal (default) position is open to enable SCSI termination. -
Page 49: Onboard Lan/Nic Enable/Disable
Onboard LAN/NIC Enable/Disable Change the setting of jumper JP11 to enable or disable the onboard LAN or NIC (Network Interface Card) on your motherboard. Table 2-30 for jumper settings. Power Supply Failure Alarm Enable/Disable The system will notify you in the event of a power supply failure. -
Page 50: Parallel Port Connector
UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME User's Manual Floppy Connector The floppy connector is located on J16. See Table 2-33 for pin definitions. Parallel Port Connector The parallel port is located on J22. See Table 2-32 for pin definitions. IDE Connectors There are no jumpers to config- ure the onboard IDE connectors J14 and J15. -
Page 51: Agp Proslot
Chapter 2: Installation AGP Pro Slot The AGP Pro slot is backward compatible with AGP and 4xAGP graphics cards, which have fewer pins than AGP Pro cards. Because of this, care must be taken when installing a graphics card into this slot, as doing so incorrectly can damage your motherboard. -
Page 52: Ultra160 Scsi Connectors
UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME User's Manual Ultra160 SCSI Connectors Refer to Table 2-36 for pin definitions for the Ultra160 SCSI connectors located at J41 and J42. 2-18... -
Page 53: Installing Software Drivers
Installing Software Drivers After all the hardware has been installed you must install the software drivers. The necessary drivers are all included on the Supermicro CD that came packaged with your motherboard. After inserting this CD into your CDROM drive, the display shown in Figure 2-5 should appear. - Page 54 UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME User's Manual Notes 2-20...
-
Page 55: Chapter 3: Troubleshooting
Troubleshooting Procedures Use the following procedures to troubleshoot your system. followed all of the procedures below and still need assistance, refer to the ‘Technical Support Procedures’ and/or ‘Returning Merchandise for Service’ section(s) in this chapter. before adding, changing or installing any hardware components. Before Power On 1. -
Page 56: Memory Errors
UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME User's Manual If you are a system integrator, VAR or OEM, a POST diagnostics card is recommended. For I/O port 80h codes, refer to App. B. Memory Errors 1. Make sure the DIMM modules are properly and fully installed. Inter- leaved memory requires that modules must be installed in pairs (two slots at a time). -
Page 57: Frequently Asked Questions
4. Distributors: For immediate assistance, please have your account number ready when placing a call to our technical support department. We can be reached by e-mail at support@supermicro.com or by fax at (408) 895- 2012. Frequently Asked Questions Question:... - Page 58 UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME User's Manual your BIOS before downloading. Select your motherboard model and down- load the BIOS file to your computer. Unzip the BIOS update file and you will find the readme.txt (flash instructions), the fwhflash.com (BIOS flash utility) and the BIOS image (xxxxxx.rom) files. Copy these files onto a bootable floppy and reboot your system.
- Page 59 IRQs. See Table 3-1 below for details on shared IRQs. Table 3-1. Shared IRQs PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME PCI 1 shares an IRQ with the NIC and the AGP Pro slot PCI 2 shares an IRQ with the onboard audio and the SM bus*...
-
Page 60: Returning Merchandise For Service
UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME User's Manual Returning Merchandise for Service A receipt or copy of your invoice marked with the date of purchase is required before any warranty service will be rendered. You can obtain service by calling your vendor for a Returned Merchandise Authorization (RMA) number. When returning to the manufacturer, the RMA number should be prominently displayed on the outside of the shipping carton, and mailed prepaid or hand-carried. -
Page 61: Chapter 4: Bios
Introduction This chapter describes the AMIBIOS for Intel 840 Pentium II/III 350-733 MHz processors. The AMI ROM BIOS is stored in a Flash EEPROM and can be easily upgraded using a floppy disk-based program. System BIOS The BIOS is the Basic Input Output System used in all IBM and PS/2 ®... -
Page 62: Bios Features
UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME Manual BIOS Features • Supports Plug and Play V1.0A and DMI 2.1 • Supports Intel PCI 2.2 (Peripheral Component Interconnect) local bus specification • Supports Advanced Power Management (APM) specification v 1.1 • Supports ACPI • Supports Flash ROM AMIBIOS supports the LS120 drive made by Matsushita-Kotobuki Electronics Industries Ltd. - Page 63 AMIBIOS HIFLEX SETUP UTILITY VERSION 1.18 © 1998 American Megatrends, Inc. All Rights Reserved. PCI / PLUG AND PLAY SETUP CHANGE SUPERVISOR PASSWORD CHANGE LANGUAGE SETTING AUTO CONFIGURATION WITH OPTIMAL SETTINGS AUTO CONFIGURATION WITH FAIL-SAFE SETTINGS Standard CMOS setup for changing time, date, hard disk type, etc.
-
Page 64: Standard Cmos Setup
UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME Manual Standard CMOS Setup Date and Time Configuration Select the Standard option. Select the Date/Time icon. The current values for each category are displayed. Enter new values through the keyboard. Floppy A Floppy B Choose the Floppy Drive A or B icon to specify the floppy drive type. The settings are Not Installed, 360 KB 5¼... -
Page 65: Advanced Cmos Setup
Entering Drive Parameters You can also enter the hard disk drive parameters. The drive parameters are: Parameter Description Type The number for a drive with certain identification parameters. Cylinders The number of cylinders in the disk drive. H e a d s The number of heads. - Page 66 UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME Manual AMIBIOS checks for a <Del> key press and runs AMIBIOS Setup if the key has been pressed. Enabled AMIBIOS does not test system memory above 1 MB. AMIBIOS does not wait up to 40 seconds for a READY signal from the IDE hard disk drive.
- Page 67 The settings for this option are BIOS or Silent . If selected as BIOS, the POST will start with the normal sign-on message screen. If Silent is selected, the POST will start with the Supermicro screen Display Mode at Add-On ROM Init The settings for this option are Force BIOS or Keep Current .
- Page 68 UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME Manual The settings for this option are Disabled or Enabled . * Note: S.M.A.R.T. cannot predict all future device failures. S.M.A.R.T. should be used as a warning tool, not as a tool to predict the device reli- a b i l i t y .
-
Page 69: Advanced Chipset Setup
Chapter 4: BIOS setting is Disabled. Set this option to Enabled to permit the contents of F0000h RAM memory segment to be written to and read from cache memory. Processor Serial Number Intel included a serial number in their Pentium III processors as a unique system identifier. - Page 70 UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME Manual PC/PCIB Select Enable The settings for this option are Enabled or Disabled . Search for MDA Resources The settings for this option are Yes or No. AC97 Audio Controller This setting is used to switch the onboard audio on and off. The settings for this option are Enabled or Disabled .
-
Page 71: Power Management
Chapter 4: BIOS Power Management NOTE: APM is automatically installed. If using ACPI, changes to the following settings up to and including LAN Wake-Up will have no affect. If you prefer to use ACPI, refer to the instructions on initializing ACPI on page 1-22. - Page 72 UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME Manual Green PC Monitor Power State This option specifies the power state that the green PC-compliant video monitor enters when AMIBIOS places it in a power savings state after the specified period of display inactivity has expired. The settings are Standby and Off .
- Page 73 Chapter 4: BIOS Advanced SMI Enable Controls Timer Overflow Enable This allows the system to generate a System Management Interrupt after a specific amount of time has passed. The settings are Enabled and Disabled . Thermal SMI Enable This allows the system to generate a System Management Interrupt after a specific temperature has been exeeded.
-
Page 74: Pci/Plug And Play Setup
UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME Manual RTC Alarm Minute This allows you to set a time at which the system will wake-up. The setting is a number representing the alarm minute. RTC Alarm Second This allows you to set a time at which the system will wake-up. The setting is a number representing the alarm second. - Page 75 Chapter 4: BIOS Aware. Set this option to No if the operating system (such as DOS, OS/ 2, Windows 3.x) does not use PnP. You must set this option correctly. Otherwise, PnP-aware adapter cards installed in the computer will not be configured properly.
- Page 76 UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME Manual Offboard PCI IDE Primary IRQ Offboard PCI IDE Secondary IRQ These options specify the PCI interrupt used by the primary (or secondary) IDE channel on the offboard PCI IDE controller. The settings are Disabled , Hardwired , INTA , INTB , INTC , and INTD .
-
Page 77: Peripheral Setup
Chapter 4: BIOS least one IRQ must be available for PCI and PnP devices. The settings are PCI/PnP or ISA/EISA. (See page 3-5 for information on shared IRQs.) Reserved Memory Size This option specifies the size of the memory area reserved for legacy ISA adapter cards. - Page 78 Chassis Fan1 Chassis Fan2 The above features are for PC Health Monitoring. The motherboards with W83781D have seven onboard voltage monitors for the CPU core, CPU I/ O, +3.3V, +5V, -5V, +12V, and -12V, and for the four-fan status monitor.
-
Page 79: Auto-Detect Hard Disks
data transfer driven by the host device. Use ECP (Extended Capabilities Port) to achieve data transfer rates of up to 2.5 Mbps. ECP uses the DMA protocol and provides symmetric bidirectional Note: The Optimal default setting for this communication. option is ECP and the Fail-Safe setting is Normal . EPP Version The settings are Enabled and Disabled . -
Page 80: Change Language Setting
UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME Manual The system can be configured so that all users must enter a password every time the system boots or when the AMIBIOS setup is executed. You can set either a Supervisor password or a User password. do not want to use a password, just press <Enter> when the password prompt appears. -
Page 81: Exit Without Saving
Chapter 4: BIOS Exit Without Saving Highlight this and hit <Enter> when you wish to exit back to the system boot-up procedure without saving any changes. 4-21... - Page 82 UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME Manual Notes 4-22...
- Page 83 Appendix A: BIOS Error Beep Codes Appendix A BIOS Error Beep Codes & Messages During the POST (Power-On Self-Test) routines, which are performed each time the system is powered on, errors may occur. Non-fatal errors are those which, in most cases, allow the system to continue the boot-up process.
- Page 84 UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME Manual Beeps Error message Refresh Failure Parity Error Base 64 KB Memory Failure Timer Not Operational Processor Error 8042 - Gate A20 Failure Processor Exception Interrupt Error Display Memory Read/Write Error ROM Checksum Error CMOS Shutdown Register Read/Write Error Refer to the table on page A-3 for solutions to the error beep codes.
- Page 85 If it beeps... then ... 1, 2, 3 times reseat the DIMM memory. If the system still beeps, replace the memory. 6 times reseat the keyboard controller chip. If it still beeps, replace the keyboard controller. If it still beeps, try a different keyboard, or replace the keyboard fuse, if the keyboard has one.
- Page 86 UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME Manual Error Message 8042 Gate -- A20 Error Address Line Short! C: Drive Error C: Drive Failure Cache Memory Bad CH-2 Timer Error CMOS Battery State Low CMOS Checksum Failure CMOS System Option Not Set CMOS Display Type...
- Page 87 Error Message CMOS Time and Date Not Set D: Drive Error D: Drive Failure Diskette Boot Failure Display Switch Not Proper DMA Error DMA #1 Error DMA #2 Error FDD Controller Failure HDD Controller Failure INTR #1 Error INTR #2 Error Appendix A: BIOS Error Beep Codes Information Run Standard Setup to set the date and time...
- Page 88 UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME Manual Error Message Invalid Boot Diskette Keyboard Is Locked... Unlock It Keyboard Error KB/Interface Error No ROM BASIC Off Board Parity Error On Board Parity Error Parity Error???? Information The BIOS can read the disk in floppy drive A:, but cannot boot the computer.
- Page 89 Appendix B: AMIBIOS POST Diagnostic Error Messages AMIBIOS POST Diagnostic Error This section describes the power-on self-tests (POST) port 80 codes for the AMIBIOS. Check Point Description Code copying to specific areas is done. to INT 19h boot loader next. NMI is Disabled.
- Page 90 UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME Manual Check Point Description The keyboard controller command byte is written. Next, issuing the pin 23 and 24 blocking and unblocking commands. Next, checking if the <End or <Ins> keys were pressed during Initialize CMOS RAM in every boot AMIBIOS POST option was set in AMIBCP or the <End>...
-
Page 91: Appendix B: Amibios Post Diagnostic Error Messages
Appendix B: AMIBIOS POST Diagnostic Error Messages Check Point Description Initialization before setting the video mode is complete. Configuring the monochrome mode and color mode settings next. Bus initialization system, static, output devices will be done next, if present. Passing control to the video ROM to perform any required configuration before the video ROM test. - Page 92 UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME Manual Check Point Description Initializing the bus input, IPL, and general devices next, if present. Displaying bus initialization error messages. The new cursor position has been read and saved. Displaying the Hit <DEL> message next. Preparing the descriptor tables next.
- Page 93 Appendix B: AMIBIOS POST Diagnostic Error Messages Check Point Description The memory below 1 MB has been cleared via a soft reset. Clearing the memory above 1 MB next. The memory above 1 MB has been cleared via a soft reset.
- Page 94 UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME Manual Check Point Description The DMA page register test passed. DMA Controller 1 base register test next. The DMA controller 1 base register test passed. Performing the DMA controller 2 base register test next. The DMA controller 2 base register test passed.
- Page 95 Appendix B: AMIBIOS POST Diagnostic Error Messages Check Point Description programming been completed. Uncompressing the WINBIOS Setup code and executing the AMIBIOS Setup or WINBIOS Setup utility next. Returned from WINBIOS Setup and cleared the screen. Performing any necessary programming after WINBIOS Setup next.
- Page 96 UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME Manual Check Point Description Any initialization required after the option ROM test has been completed. printer base address next. Set the timer and printer base addresses. RS-232 base address next. Returned Performing Coprocessor test next. Required initialization before the Coprocessor test is over.
- Page 97 Appendix B: AMIBIOS POST Diagnostic Error Messages Check Point Description Returned Next, performing the E000 option ROM had control. Initialization completed. Displaying the system configuration next. Building the multiprocessor table, if necessary. POST next. The system configuration is displayed. Uncompressing the DMI data and initializing DMI. Copying any code to specific areas.
- Page 98 UPER PIIIDM6/PIIIDM4/PIIIDM3/PIIIDME Manual Notes B-10...