Table of Contents
Advertisement
Dec, 1999
1
2
3
4
5
6
BLOCK DIAGRAM
A
BEAT & TEMPO BOARD
B
TEMPO
2
4
C
VR101
D
E
F
IC5,IC7
G
SRAM
A
D
H
I
J
IC14
K
PS RAM
L
M
IC16
A
D
N
KEY SCAN
O
T
MK BK
AVCC
P
Q
R
S
T
88 KEY KEYBOARD ASSY
U
7
8
9
10
11
12
7
LED+SW
8
9
BEAT
MATRIX
SW116
Note
1 =
Mass Production
Q
IC6
2 =
Develop.-Pre Product.
Q
OP
IP
IC10
AD BEAT
CPU
4M-MASK
1
Q
4M-FLASH
2
Q
AD TEMPO
A
D
A
D
ADDRESS BUS
DATA BUS
IC9
IC12
A
D
RAS
RAS
UCAS
CAS
A
WA
XP
WE
EWE
WAVE ROM
A
EA
D
WD
ED
ED
IC17
IC18
DATA
LOUT
D/A
LPF
ROUT
A+5V
+5VD
+3.3VD
IN
OUT
IN
OUT
MAIN BOARD
Ic21
Ic8
13
14
15
16
17
18
CONTROL BOARD
MASTER
VOLUME
MIDI OUT
MIDI IN
4
5
4
5
1
3
1
3
IC2
Q1
BUFFER
PHOTO
L
IC4
AMPL
R
L
IC5
RESET
R
IC6,Q7
POWER
SUPPLY
D+5V
AVCC
AMP POWER
19
20
21
22
23
24
INPUT
L(MONO)
R
DAMPER
SOFT
JK2
JK3
JK5
JK4
A
Q2
MUTE
Q3
MUTE
IC7
IC3A
L+
EQ.
BRIDGE
L-
AMPL.
IC3B
R+
BRIDGE
R-
AMPL.
MUTE
CONTROL
Q4,Q5,Q8
JACK BOARD
POWER
SWITCH
2
1
1
+
2
-
3
DCIN
12V 1.7 A
EP-97
25
26
27
28
29
30
OUTPUT
L/M
R
JK7
JK6
A
A
6
5
4
2
3
7
8
9
1
6
5
4
2
3
7
8
9
1
A
PHONES BOARD
4 Ohm
4 Ohm
7
Advertisement
Table of Contents
