Foxconn H81MX Series User Manual page 35

BIOS SETUP
This item is used to set the memory multiplier.
► tCL
The number of memory clocks it takes a DRAM to return data after the read CAS_L
isasserted depends on the memory clock frequency. The value that BIOS programs into the
memory controller is a function of the target clock frequency. The target clock frequency is
determined from the supported CAS latencies at given clock frequencies of each DIMM.
► tRP
This item allows you to select the row precharge time (in clock cycles).
► tRCD
This item allows you to select a delay time (in clock cycles) between the CAS# and RAS#
strobe signals.
► tRAS
This item allows you to set the minimum RAS# active time (in clock cycles).
► tWR
This item allows you to select the write recovery time (in clock cycles).
► tRFC
This item allows you to select the minimum refresh recovery time (in clock cycles).
► tWTR
This item allows you to set minimum Write-to-read delay (in clock cycles).
► tRRD
This item allows you to set Active to Active Delay (in clock cycles).
► tRTP
This item is used to set the read CAS to precharge time (in clock cycles).
► tCWLmin
This item allows you to set the minimum CAS Write Latency Time.
► tREFI
This item allows you to set Average Periodic Refresh Interval.
► tFAW
This item is used to set the four active window delay time (in clock cycles).
► tRC
This item allows you to set Active to Active Refresh.
► Graphics Core Ratio Limit
This item is used to set the graphics care ratio limit.
28