Philips 32PF9968/10 Service Manual page 127

Hide thumbs Also See for 32PF9968/10:
Table of Contents

Advertisement

Circuit Descriptions, Abbreviation List, and IC Data Sheets
9.6.3
Diagram B03B, TDA10048HN (IC7T17-1)
Block Diagram
ANALOG
VIM
ADC
VIP
PLL
XIN
OSCILLATOR
XOUT
SCL_TUN
SDA_TUN
2
I
C-BUS
INTERFACE
SCL, SDA
SADDR
ΣΔ
ΣΔ
GPIO[3:0]
ΣΔ
ΣΔ
MPEG-2
MPEG TS
OUTPUT
DO[7:0]/S_DO
INTERFACE
(parallel/serial)
Pin Configuration
All manuals and user guides at all-guidesbox.com
ΣΛ
STEP INTERFACE
DUAL
AGC
ΣΛ
STEP INTERFACE
DIGITAL
FFT
AGC
2K / 4K / 8K
CARRIER
TIME
RECOVERY
RECOVERY
TDA10048HN
DSP CORE SYNCHRONISATION
FREQUENCY, TIME, FRAME RECOVERY
FFT WINDOW POSITIONING
TPS DECODING
OUTER
DE-
RS
FORNEY
SCRAMBLER
DECODER
INTERLEAVER
C
P
T
_
U
N
C
O
R
terminal 1
index area
V
1
DDA(ADC)(3V3)
I V
M
2
3
V
P I
4
V
SSA(ADC)
V
5
DDD(ADC)(3V3)
V
6
SSA(OSC)
TDA10048HN
X
N I
7
8
X
O
U
T
V
9
DDA(OSC)(1V2)
V
10
SSA(PLL)
V
11
DDA(PLL)(1V2)
12
V
DDDC(1V2)
Transparent top view
Figure 9-9 Internal block diagram and pin configuration
Q522.1E LA
AGC_TUN
AGC_IF
DIGITAL FRONT-END
AND OFDM
DEMODULATION
DYNAMIC
CCI
TIMESHIFT
CANCELLER
COARSE
ACI
TIME
FILTERING
ESTIMATOR
BIT
VITERBI
DE-
DE-
DECODER
INTERLEAVER
V
B
E
R
C
B
E
R
36
TRST_N
35
S
C
L
34
S
D
A
33
SADDR
32
GPIO0
31
V
DDDC(1V2)
30
V
SSDC
29
V
SSD
28
V
DDD(3V3)
27
DO7
26
DO6
25
DO5
9.
EN 127
CHANNEL ESTIMATION
AND CORRECTION
PARTIAL
CPE
CHANNEL
CALCULATION
ESTIMATION
TIME
INTERPOLATION
FREQUENCY
INTERPOLATION
CONFIDENCE
CHANNEL
CALCULATION
CORRECTION
(I,Q)
confidence
INNER
FREQUENCY
DEMAPPER
DE-
INTERLEAVER
CHANNEL DECODER
H_16800_127.eps
090507

Advertisement

Table of Contents
loading

Table of Contents