Sharp HT-CN300 Service Manual page 43

IC708 VHIAK4586VQ-1: ADC/DAC/DIR Converter (AK4586VQ)
Pin No. Port Name
1* XTO
2 XTI
EXTCLE
3 TVDD
4 DVSS
5 DVDD
6* TX
7 MCKO
8 LRCK
9 BICK
10 SDTO
11 SDTI 1
12 SDTI 2
13 SDTI 3
14* INT 0
15* INT 1
16 CDTO
CAD 1
17 CDTI
SDA
18 CCLK
SCL
19 CNS
CAD 0
20* DZF 2
OVF
21 AVSS
22 AVDD
23 VREFH
24 VCOM
25* DZF1
26 LOUT 3
27 ROUT 3
28 LOUT 2
29 ROUT 2
30 LOUT 1
31 ROUT 1
32 LIN
33 RIN
34 PVDD
35 R
36 PVSS
37 RX4
38 SLAVE
39* RX2
40 TST
41 RX2
42 I2C
43* RX1
44 PDN
In this unit,LOUT 3minal with asterisk mark (*) is (open) terminal which is not connected to the outside.
Input/Output
OUtput Crystal vibrator output.
Input Crystal vibrator input.
Input Master clock input.
Input Power supply for output buffer, 2.7-5.5 V.
— Digital GND pin, 0 V.
Input Digital power supply, 4.5-5.5 V.
Output Transmit channel (through data) output.
Output Master clock output.
Input/Output Input/output channel clock.
Input/Output Audio serial data clock.
Output Audio serial data output.
Input DAC 1 audio serial data input.
Input DAC 2 audio serial data input.
Input DAC 3 audio serial data input.
Output Interrupt 0.
Output Interrupt 1.
Output Control data output.
Input Chip address 1.
Input Control data input.
Input/Output Control data input/output.
Input Control data clock.
Input Control data clock.
Input Chip select.
Input Chip address 0
Output Zero input detect 2. (Note 1)
When input data in the group 2 is "0" continuously over 8192 times or RSTN bit is "0": "H".
Output Analog input overflow detect.
When analog input of Lch or Rch overflows: "H"
— Analog GND pin, 0 V.
Input Analog power supply, 4.5-5.5 V.
Input Reference voltage input, AVDD.
Output Common voltage output, AVDD/2.
Output Zero input detect.
Output DAC 3 L channel analog output.
Output DAC 3 R channel analog output.
Output DAC 2 L channel analog output.
Output DAC 2 R channel analog output.
Output DAC 1 L channel analog output.
Output DAC 1 L channel analog output.
Input L channel analog input.
Input R channel analog input.
Input PLL power supply, 4.5-5.5 V.
— External resistance.
— PLL GND pin, 0 V.
Input Receiver channel input 4 (internal bias pin).
Input Slave mode.
Input Receiver channel input 3 (internal bias pin).
Input Test pin.
Input Receiver channel input 2 (internal bias pin).
Input Serial control mode select.
Input Receiver channel input 1 (internal bias pin).
Input Power down & reset.
Function
(Note 1)
– 43 –
HT-CN300