Table of Contents
Advertisement
Pin
Port
No.
77 CLK
Clock mode setting (L
MD1
fixation)
78 CLK
Clock mode setting (H
MD2
fixation)
79 CLK
Clock mode setting (L
MD3
fixation)
80 HPI60 /
No Connection
(NC)
81 SW2
Mechanics deck SW2
input
82 TOUT(NC) No Connection
83 EMU0
84 EMU/
OFF
85 TDO
86 TDI
87 /TRST
88 TCK
89 TMS
90 CVSS8
GND
91 CVDD5
CORE CPU system (1.6V)
power supply
92 HPIENA GND
93 DVSS6
GND
94 CLKOUT No Connection
95 CLKENA Oscillation output Cainabl
signal
96 X1
Crystal Connection
97 X2/
Crystal Connection
CLKIN
98 RS
Reset signal input
99 D0
Data base of FLASH ROM
100 D1
101 D2
102 D3
103 D4
104 D5
105 A16
Address bus of FLASH
ROM
106 DVSS7
GND
107 A17
Address bus of FLASH
ROM
108 A18
Address bus of FLASH
ROM
109 A19
TP419
110 A20
TP416
111 CVSS9
GND
Descriptions
-
-
-
-
-
-
-
I/O
(V)
I
0
I
3.1
I
0
-
-
I
0.2
-
-
-
3.1
-
3.1
-
0
-
3.1
-
0
-
3.1
-
3.1
-
0
-
1.6
I
0
-
0
-
-
O
0
O
0.7
I
1.0
I
3.1
I/O
0
I/O
0
I/O
0
I/O
0
I/O
0
I/O
0
O
3.1
-
0
O
3.1
O
0
O
0
O
0
-
0
17
Advertisement
Table of Contents
