Post Code Checkpoints - MSI MS-9802 User Manual

Ms-9802 (v1.x) mainboard
Hide thumbs Also See for MS-9802:
Table of Contents

Advertisement

MS-9802 Mainboard

POST Code Checkpoints

Checkpoint
Description
03
Disable NMI, Parity, video for EGA, and DMA controllers. Initialize BIOS, POST,
Runtime data area. Also initialize BIOS modules on POST entry and GPNV area.
Initialized CMOS as mentioned in the Kernel Variable "wCMOSFlags."
04
Check CMOS diagnostic byte to determine if battery power is OK and CMOS checksum
is OK. Verify CMOS checksum manually by reading storage area. If the CMOS
checksum is bad, update CMOS with power-on default values and clear passwords.
Initialize status register A.
Initializes data variables that are based on CMOS setup questions. Initializes both the
8259 compatible PICs in the system
05
Initializes the interrupt controlling hardware (generally PIC) and interrupt vector table.
06
Do R/W test to CH-2 count reg. Initialize CH-0 as system timer. Install the POSTINT1Ch
handler. Enable IRQ-0 in PIC for system timer interrupt. Traps INT1Ch vector to
"POSTINT1ChHandlerBlock."
07
Fixes CPU POST interface calling pointer.
08
Initializes the CPU. The BAT test is being done on KBC. Program the keyboard
controller command byte is being done after Auto detection of KB/MS using AMI KB-5.
C0
Early CPU Init Start -- Disable Cache – Init Local APIC
C1
Set up boot strap processor Information
C2
Set up boot strap processor for POST
C5
Enumerate and set up application processors
C6
Re-enable cache for boot strap processor
C7
Early CPU Init Exit
0A
Initializes the 8042 compatible Key Board Controller.
0B
Detects the presence of PS/2 mouse.
0C
Detects the presence of Keyboard in KBC port.
0E
Testing and initialization of different Input Devices. Also, update the Kernel Variables.
Traps the INT09h vector, so that the POST INT09h handler gets control for IRQ1.
Uncompress all available language, BIOS logo, and Silent logo modules.
13
Early POST initialization of chipset registers.
20
Relocate System Management Interrupt vector for all CPU in the system.
24
Uncompress and initialize any platform specific BIOS modules. GPNV is initialized at
this checkpoint.
6-12

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Fuzzy cx700Fuzzy cx700d

Table of Contents