Table of Contents
Advertisement
[|IC|]
ADG704BRM-REEL7 (AD)
4-CHANNEL ANALOG MULTIPLEXER
TOP VIEW
A0
1
10
A1
X1
2
9
X3
GND
3
XC
8
X2
4
7
X4
EN
5
6
V
CC
CONTROL
ON
INPUTS
CHANNEL
EN
A1
A0
1
0
0
1
1
0
1
2
1
1
0
3
0
: LOW LEVEL
1
1
1
4
1
: HIGH LEVEL
0
x
x
OPEN
x
: DON T CARE
ADG719BRT-REEL7 (AD)
SPDT SWITCH
TOP VIEW
A 1
6 ch1
6
ch1
4
ch0
C
5
V
2
5 C
DD
GND 3
4 ch0
1
A
CONT. INPUT
ON
CHANNEL
A
0
ch0
0
: LOW LEVEL
1
ch1
1
: HIGH LEVEL
AT24C64N-10SI-1.8-TR (ATMEL)
EEPROM MEMORY
TOP VIEW
INPUTS
A0 - A2
A0
1
8
V
IN
CC
SCL
WP
A1
2
7
WP
IN
IN
INPUT/OUTPUT
A2
3
6
SCL
IN
IN
SDA
GND
4
5
SDA
I/O
7
WP
6
START
SCL
STOP
5
SDA
LOGIC
SERIAL
CONTROL
LOGIC
LOAD
COMP
DEVICE
ADDRESS
LOAD
INC
COMPARATOR
3
A2
2
R/W
DATA WORD
A1
1
ADDR/COUNTER
A0
Y DEC
D
IN
D
OUT
WRT-847A/847B
OPEN
2
X1
4
X2
XC 8
9
X3
7
X4
OPEN
1
A0
10
A1
EN
5
: ADDRESS
: SERIAL CLOCK
: WRITE PROTECT
: SERIAL DATA
EN
H.V. PUMP/TIMING
DATA RECOVERY
EEPROM
SERIAL MUX
D
/ACK
OUT
LOGIC
CXA1786N-T4 (SONY)
PLL FREQUENCY SYNTHESIZER (1.1 GHz BAND)
TOP VIEW
OSCI
OSCO
OSCI
1
20
flR
Vp
2
19
NC
NC
Do1
Do2
OSCO
3
18
flP
LD
flP
Vp
4
17
TEST
flR
CK
5
16
Do2
V
CC
DATA
LAT
Do1
6
15
FC
PS
7
GND
14
LAT
FC
LD
8
13
DATA
9
NC
12
PS
TEST
FIN
10
11
CK
PHASE
COMPARATOR
1
PROGRAMMABLE
OSCI
COUNTER
3
OSCO
4
Vp
6
CHARGE
CHARGE
Do1
PUMP 1
PUMP 2
8
LD
PULSE SWALLOW
10
FIN
PROGRAMMABLE
COUNTER
SHIFT RESISTOR
LATCH
MC33077DR2 (MOTOROLA)
DUAL OPERATIONAL AMPLIFIERS
TOP VIEW
1
V
8
CC
_ +
2
7
+ _
3
6
4
V
5
EE
NJM2107F-TE2 (JRC)
SINGLE OPERATIONAL AMPLIFIER
TOP VIEW
+INPUT
1
V+
5
+
2
V_
_
_INPUT
3
4
OUTPUT
RH5RH583B-T1 (RICOH)
C-MOS PWM STEP-UP DC/DC CONVERTER
—TOP VIEW—
GND
LX
4
5
4
LX
OUT
3
EXT
1
CE
GND
1
2
3
5
CE
OUT
EXT
LX
; SWITCHING TERMINAL (OPEN DRAIN)
EXT
; EXTERNAL TRANSISTOR DRIVE (CMOS OUTPUT)
CE
; CHIP ENABLE
OUT
; STEP-UP OUTPUT VOLTAGE MONITOR
V
LIMITER
SLOW START
LX
4
LX
BUFFER
5
LxSW
GND
PWM CONTROLE
OSC
3
EXT
1
CHIP ENABLE
CE
: REFERENCE FREQUENCY INPUT
: REFERENCE FREQUENCY OUTPUT
: POWER SUPPLY FOR CHARGE PUMP,
PHASE COMPARATOR
: CHARGE PUMP 1 OUTPUT
: CHARGE PUMP 2 OUTPUT
: LOCK DETECTION SIGNAL OUTPUT
: PHASE COMPARATOR OUTPUT
: PHASE COMPARATOR OUTPUT
: CLOCK INPUT
: DATA INPUT
: LATCH INPUT
: POWER SAVE INPUT
( L : POWER SAVE MODE)
: SELECTION TERMINAL FOR PHASE OF
PHASE COMPARATOR OUTPUT AND
COUNTER OUTPUT SIGNAL TO TEST
TERMINAL
: OUTPUT FOR DIVIDING SIGNAL OF
COUNTER
20
flR
18
flP
17
TEST
16
Do2
14
LAT
15
FC
12
PS
13
DATA
11
CK
2
V REF.
PHASE
2
OUT
COMPARATOR
—
+
ERROR AMP.
5-3
IC
Advertisement
Table of Contents
