Table of Contents
Advertisement
2-3-1 CPU Configuration
Parameter
CPU Configuration
Number of processors/cores
enabled
Inter Socket Connection:
Link0/1
Inter Socket Connection Speed
Configured
Enable number of cores
ARM ERRATA 1542419
workaround
ANC mode
Near atomic
SLC Replacement Policy
Description
Displays the number of installed processor information.
Displays the Inter socket connection information.
Controls Link speed for Inter socket connection.
Options available: Default, 16GT/s, 20GT/s, 25GT/s. Default setting is
Default.
Enable number of cores for the system. Default setting is Default.
Options available: Disable I-Cache coherency, Software solution,
Disable. Default setting is Disable I-Cache coherency.
Options available: Monolithic, Hemisphere, Quadrant. Default setting is
Monolithic.
Enable/Disable cacheable atomic instruction executed near in CPU.
Options available: Enabled, Disabled. Default setting is Enabled.
Options available: Enhanced Least Recently Used, Linear-Feedback
Shift Register. Default setting is Enhanced Least Recently Used.
BIOS Setup
- 80 -
Advertisement
Table of Contents
