Advertisement

Quick Links

PCISA-6755-RS Series
P-III/Tualatin/Celeron/C3
Processor
With Ethernet , USB 2.0 , Audio
Embedded Board
User Manual
Jan 23 , 2007
©Copyright
by ICP Electronics Inc. All Rights Reserved.
2006

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the IEI PCISA-6755-RS Series and is the answer not in the manual?

Questions and answers

Summary of Contents for ICP Electronics IEI PCISA-6755-RS Series

  • Page 1 PCISA-6755-RS Series P-III/Tualatin/Celeron/C3 Processor With Ethernet , USB 2.0 , Audio Embedded Board User Manual Jan 23 , 2007 ©Copyright by ICP Electronics Inc. All Rights Reserved. 2006...
  • Page 2 The information in this document is subject to change without prior notice in order to improve reliability, design and function and does not represent a commitment on the part of the manufacturer. In no event will the manufacturer be liable for direct, indirect, special, incidental, or consequential damages arising out of the use or inability to use the product or documentation, even if ad- vised of the possibility of such damages.
  • Page 3: Table Of Contents

    Table of Contents CHAPTER 1 INTRODUCTION ..........5 ..................6 PECIFICATIONS ................8 ACKAGE OF ONTENTS CHAPTER 2 INSTALLATION ............9 ....................9 AYOUT ) ............11 IMENSION IAGRAM ..............12 NPACKING RECAUTIONS CMOS S ................12 LEAR ETUP ..............13 UZZER UNCTION ETTING TFT LCD S ................13 ETTING COM2 RI F ..............13 UNCTION...
  • Page 4 ..................29 SING ETUP ..................30 ETTING ..................31 CMOS S ..............33 TANDARD ETUP CMOS S ..............35 DVANCED ETUP ..............39 DVANCED HIPSET ETUP ..............40 OWER ANAGEMENT ETUP 4.10 PCI / P ..............42 LUG AND ETUP 4.11 ................44 ERIPHERAL ETUP 4.12 ..............46 ARDWARE ONITOR ETUP 4.13 ............46...
  • Page 5: Chapter 1 Introduction

    Chapter 1 Introduction Welcome to the PCISA-6755 board, which comes equipped Intel Pentoum®III / Tualatin, VIA C3 processor. It is designed for the system manufacturers, integrators, or VARs that want to provide all the performance, reliability, and quality at a reasonable price. In addition, PCISA-6755 built-in the ProSavage4 AGP4X VGA controller.
  • Page 6: Specifications

    Specifications P-III / Tualatin / Celeron / C3 Bus interface PCI/ISA bus Bus speed ISA: 8MHz, PCI: 33MHz DMA channels Interrupt levels Chipset VT8606T Real-time VT82C686B clock/calendar Main memory One 168-pin DIMM socket supports 133Mhz SDRAM . The max. memory is up to 512MB. Ultra DMA 100 Up to four PCI Enhanced IDE hard drives are IDE interface...
  • Page 7 Watchdog timer Software Programmable, reset generated when watchdog timer is time-out. You can use I/O Port hex 443 & 043 to control the watchdog. VGA controller Built-in ProSavage4 AGP4X 256-bit 2D/3D graphics engine. 8~32MB share Memory. Screen Resolution: up to 1920x1440. Ethernet One (PCISA-6755E) or two (PCISA-6755E2) on- board Fast Ethernet controllers supports IEEE...
  • Page 8: Package Of Contents

    Package of Contents PCISA-6755 package includes the following items: PCISA-6755 Main Board One RS-232/LPT cable One Audio cable One USB cable One ATA IDE cable Keyboard and mouse Y-Adapter cable Mini jumper Pack One Utility CD One QIG NOTES:If any of these items are missing or damaged, contact the dealer from whom you purchased this product.
  • Page 9: Chapter 2 Installation

    Chapter 2 Installation This chapter describes how to install the PCISA-6755. The layout diagram of PCISA-6755 is shown on the next page and the Unpacking Precautions that you should be careful with is described on the following page. Also included is the jumpers and switches setting for this board’s configuration, such as: CPU type selection, system clock setting and Watchdog timer.
  • Page 10 Layout (PCISA-6755 Series)
  • Page 11: Dimension Diagram

    Dimension Diagram (Unit: mm)
  • Page 12: Clear Cmos Setup

    Unpacking Precautions Some components on PCISA-6755’s are very sensitive to static electric charges and can be damaged by a sudden rush of power. To protect it from unintended damage, be sure to follow these precautions: Ground yourself to remove any static charge before touching your PCISA-6755 SBC.
  • Page 13: Buzzer Functions

    Buzzer Function Setting • CN5(2-4): Enabled/Disabled Onboard Buzzer Function 2 – 4 DESCRIPTION SHORT * Enabled OPEN Disabled TFT LCD Setting • J1:TFT LCD Power Setting DESCRIPTION 1 – 2 3V TFT LCD 2 – 3 5V TFT LCD COM2 RI Function Setting •...
  • Page 14: Compact Flashm

    Compact Flash Master/Slave Function Setting • J3 : Compact Flash Master/Slave Function Setting Short 1 - 2 pin , Compact Flash is Master DESCRIPTION Close Master Open Slave...
  • Page 15: Chapter 3 Connection

    Chapter 3 Connection This chapter describes how to connect peripherals, switches and indicators to the PCISA-6755 board. Audio Connectors The onboard AC’97 CODEC supports several audio functions. The audio connectors are described below. CN6 : Audio Headphone Jack (Output) & Speak Jack (Output) •...
  • Page 16: Ide Disk Drivec

    IDE Disk Drive Connector You can attach up to four IDE (Integrated Device Electronics) devices. • IDE1 : Primary IDE Connector (40pin,2.54mm) • IDE2 : Secondary IDE Connector (40pin, 2.54mm) IDE1 & IDE2 : IDE Interface Connector DESCRIPTION DESCRIPTION RESET# GROUND DATA 7 DATA 8...
  • Page 17: Parallel Port

    Parallel Port This port is usually connected to a printer, The PCISA-6755 includes an on-board parallel port, accessed through a 26-pin flat-cable connector PRN1. The detailed pin assignment of the connector is specified as following table: • PRN1 : Parallel Port Connector DESCRIPTION DESCRIPTION STROBE#...
  • Page 18: Lvds Lcd Inverter

    LVDS LCD Inverter Connector PCISA-6755 is equipped with LVDS controllers, which can be connected to the LVDS LCD Inverter via CN3 connector. The detailed pin assignment of CN3 connector are as follows table: • CN3: LVDS Panel Inverter Connector DESCRIPTION GROUND +12V GROUND...
  • Page 19: Serial Ports

    Serial Ports The PCISA-6755 offers two high speed NS16C550 compatible UARTs with Read/Receive 16 byte FIFO serial ports. The detailed pin assignment of the connectors are specified as following tables: • COM1/COM2: Serial Port Connector DESCRIPTION DESCRIPTION (DCD) (DSR) (RXD) (RTS) (TXD) (CTS)
  • Page 20: Keyboard /Mouse

    Keyboard/Mouse Connector The PCISA-6755 provides a 6-pin DIN keyboard/mouse connector (KB_MS1) and a 5-pin keyboard connector (CN9). • KB_MS1:Mini DIN Keyboard/Mouse Connector DESCRIPTION KEYBOARD DATA MOUSE DATA GROUND KEYBOARD CLOCK MOUSE CLOCK • CN16: 5-pin Keyboard Connector DESCRIPTION KEYBOARD CLOCK KEYBOARD DATA GROUND...
  • Page 21: I Rda Infraredi

    IrDA Infrared Interface Port PCISA-6755 comes with an integrated IrDA port which supports either a Serial Infrared(SIR) or an Amplitude Shift Keyed IR(ASKIR) interface.The detailed pin assignment of the connector are specified as following table: • IR1: IrDA connector DESCRIPTION IR-RX Ground IR-TX...
  • Page 22: Vga Connector

    3.10 VGA Connector • VGA1: 15-VGA Connector(D-SUB) DESCRIPTION DESCRIPTION GREEN BLUE GROUND GROUND GROUND GROUND GROUND DDCDAT HSYNC VSYNC DDCCLK 3.11 Digital I/O Connector The digital I/O port of PCISA-6755 is 3.3V level. Internal pull-up are existed on the output. •...
  • Page 23: External Switches And 3.13 Ps-On Connector

    3.12 External Switches and Indicators There are many external switches and indicators for monitoring and controlling your CPU board. All functions are included CN12 connector. The detailed pin assignment of CN12 connector is specified as following table: • CN5: Pin Assignment and Functions FUNCTION DESCRIPTION SPEAKER...
  • Page 24: Lan Rj45 Connector

    3.14 LAN RJ45 Connector PCISA-6755 is equipped with 10/100Mbps Fast Ethernet controllers, which are connected to the LAN via an RJ45 connector. The pin assignment of connectors is are as follow table: • J7, J8(PCISA-6755E2): RJ45 Connectors (10/100M) DESCRIPTION DESCRIPTION...
  • Page 25: Lvds Lcd C

    3.15 LVDS LCD Connector PCISA-6755 can support 1 or 2 channel (18 or 36bit) LVDS panel, which can be connected to CN1. The pin assignments are as follows. • CN1 : LVDS LCD Connector DESCRIPTION DESCRIPTION LVDS clock output + 2nd LVDS clock output - LVDS data2 output + 2nd LVDS data2 output -...
  • Page 26: Floppy Connector

    3.16 Floppy Connector PCISA-6755 board equipped with a 34-pin daisy-chain driver connector cable. • FDD1: Floppy Connector DESCRIPTION DESCRIPTION GROUND RWC0- GROUND GROUND RWC1- GROUND INDEX- GROUND MO-A GROUND DS-B GROUND DS-A GROUND MO-B GROUND DIR- GROUND STEP- GROUND GROUND WGATE- GROUND TRK0-...
  • Page 27: Compact Flashs

    3.17 Compact Flash Storage Card Socket The PCISA-6755 configures Compact Flash Storage Card in IDE Mode. This type II Socket is compatible with IBM Micro Drive. • CF1: Compact Flash Storage Card Socket pin assignment DESCRIPTION DESCRIPTION GROUND PULL DOWN CS1# CS3# GROUND...
  • Page 28: Chapter 4 Ami Bios Setup

    Chapter 4 AMI BIOS Setup Getting Start This manual discusses AMI's Setup program built into the ROM BIOS. The Setup program allows users to modify the basic system configuration. This special information is then stored in battery-backed RAM so that it retains the Setup information when the power is turned off.
  • Page 29: Using Setup

    Using Setup In general, you use the arrow keys to highlight items, press <Enter> to select, use the PageUp and PageDown keys to change entries, press <F1> for help and press <Esc> to quit.The following table provides more detail about how to navigate in the Setup program using the keyboard.
  • Page 30: Getting Help

    Getting Help Press F1 to pop up a small help window that describes the appropriate keys to use and the possible selections for the highlighted item. To exit the Help Window press <Esc> or the F1 key again. If, after making and saving system changes with Setup, you discover that your computer no longer is able to boot, the AMI BIOS supports an override to the CMOS settings which resets your system to its defaults.
  • Page 31: Main Menu

    Main Menu Once you enter the AMIBIOS™ CMOS Setup Utility, the Main Menu will appear on the screen. The Main Menu allows you to select from several setup functions and two exit choices. Use the arrow keys to select among the items and press <Enter>...
  • Page 32: Pci / Plug And Play Setup

    When Disabled, SMI will not be initialized, and complete power management functionality is removed until this option is set to Enabled. PCI / Plug and Play Setup This entry appears if your system supports PnP / PCI. Peripheral Setup Use this menu to specify your settings for integrated peripherals. Hardware Monitor Setup Use this menu to monitor your hardware.
  • Page 33 Standard CMOS Setup The items in Standard CMOS Setup Menu are divided into 10 categories. Each category includes no, one or more than one setup items. Use the arrow keys to highlight the item and then use the <PgUp> or <PgDn> keys to select the value you want in each item.
  • Page 34 Main Menu Selections Item Options Description Date MM DD YYYY Set the system date. Time HH : MM : SS Set the system time Options are in its sub Press <Enter> to enter Primary Master menu the sub menu of (described in Table 3) detailed options Options are in its sub...
  • Page 35 Advanced CMOS Setup This section allows you to configure your system for basic operation. You have the opportunity to select the system’s default speed, boot-up sequence, keyboard operation, shadowing and security. Quick Boot When set to enable, DRAM testing function will disable. Warning 1st /2nd /3rd Boot Device This option sets the type of device for the first boot drives that the AMIBIOS attempts to boot from after AMIBIOS POST completes.
  • Page 36 This option specifies the read/write access that is set when booting from a floppy drive.The settings are Read/Write or Read-Only. Hard Disk Access Control This option specifies the read/write access that is set when booting from a hard disk drive.The settings are Read/Write or Read-Only. S.M.A.R.T.
  • Page 37 Select this option to configure the type of monitor attached to the computer. settings Monochrome, Color 40x25,Color 80x25,VGA/PGA/EGA ,or Not Install. Password Check This option enables the password check option every time the system boots or the end user runs Setup. If always is chosen a user password prompt appears every time the computer is tuned on.
  • Page 38 When this option is set to enabled, the Video ROM area from C0000- C7FFF is copied (shadowed) to RAM for faster execution. Disabled :The contents of the video ROM are not copied to RAM. Cached :The contents of the video ROM area from C0000h - C7FFFh are copied from ROM to RAM and can be written to or read from cache memory.
  • Page 39 These options enable shadowing of the contents of the ROM area named in the option title. The settings are Enable Disable, Cached. ISA adapter cards will be allocated to PCI adapter cards.800,16k Shadow Advanced Chipset Setup This section allows you to configure the system based on the specific features of the installed chipset.
  • Page 40 USB Controller Select enable if your system contains a USB controller and you have USB Peripherals. USB Device Legacy support Enable or Disable for USB device legacy support. Power Management Setup ACPI Aware O/S This feature is switch of ACPI function. Configuration options : [No] [Yes] ACPI Standby State This feature is switch of STR (S3) or POS (S1) function.
  • Page 41 Video power down when system in Standby mode. Hard Disk Power Down Mode Heard Disk power down when system in Suspend mode. Heard Disk power down when system in Standby mode. Suspend Time Out If no activity occurs during this time period, the BIOS will place the system into the suspend low power state.
  • Page 42 4.10 PCI / Plug and Play Setup Plug and Play Aware O/S If enable, BIOS will configure only PnP ISA boot devices(i.e. all PnP ISA cards which has boot flag set). And PnP aware OS will configure all other devices. If disable, BIOS will configure all devices. Clear NVRAM When this option is set to Yes, system can auto clear NVRAM.
  • Page 43 This option specifies the latency timings(in PCI clocks) for PCI devices installed in the PCI expansion slots. The settings are 32, 64, 96, 128, 160 , 192, 224, or 248. Boot Screen Select This option is select Boot Screen from CRT or LCD. Select CRT+LCD is Boot from CRT and LCD.
  • Page 44 4.11 Peripheral Setup The Peripheral Setup allows you to configure you system to most effectively save energy while operating in a manner consistent with your own style of computer use. OnBoard Serial Port 1/Port 2/Port 3/Port4 This option specifies the base I/O port address of serial port 1.The settings are Auto (AMIBIOS automatically determines the correct base I/O port address) , Disabled, 3F8h, 2F8h, 2E8h, or 3E8h.
  • Page 45 This option specifies the parallel port mode. The settings are Normal, Bi- Dir, EPP, ECP. Normal :The normal parallel port mode is used. Bi- Dir :Use this setting to support bidirectional transfers on the parallel port. :The parallel port can be used with devices that adhere to the Enhanced Parallel Port(EPP) specification.
  • Page 46 4.12 Hardware Monitor Setup 4.13 Change Supervisor Password You can set either supervisor or user password, or both of them. The differences between are: Supervisor Password : can enter and change the options of the setup menus.
  • Page 47 User Password : just can only enter but do not have the right to change the options of the setup menus. When you select this function, the following message will appear at the center of the screen to assist you in creating a password. Enter Password : Type the password, up to eight characters in length, and press <Enter>.
  • Page 48 This chapter discusses the Setup program built into the BIOS. which allows users to configure the system. This configuration is then stored in battery-backed CMOS RAM so that Setup information is retained whilst the power is off.
  • Page 49: Appendix A. Watchdog Timer

    Appendix A. Watchdog Timer The Watchdog Timer is a device to ensure that standalone systems can always recover from abnormal conditions that cause the system to crash. These conditions may result from an external EMI or a software bug. When the system stops working, hardware on the board will perform hardware reset (cold boot) to bring the system back to a known state.
  • Page 50 Example assembly program: TIMER_PORT = 443H TIMER_START = 443H TIMER_STOP = 043H ;;INITIAL TIMER COUNTER MOV DX, TIMER_PORT MOV AL, 8 ;;8 seconds OUT DX, AL MOV DX, TIMER_START IN AL, DX. ;;START COUNTER W_LOOP: MOV DX, TIMER_STOP IN AL, DX MOV DX, TIMER_START IN AL, DX ;;RESTART COUNTER...
  • Page 51: Appendix B. System Resources

    Appendix B. SYSTEM RESOURCES 1 st MB Memory Address Map Memory address Description 00000-9FFFF SYSTEM MEMORY A0000-BFFFF VGA BUFFER C0000-CFFFF VGA BIOS E0000-FFFFF SYSTEM BIOS 100000 EXTEND MEMORY IRQ Mapping Chart IRQ0 System Timer IRQ8 RTC CMOS clock IRQ1 Keyboard IRQ9 ACPI STEERING IRQ2 IRQ Controller...
  • Page 52: Appendix C. How To Use Wake-Up Function

    Appendix C. How to use Wake-Up Function PCISA-6755 provides two kinds of Wake-up function. This page describes how to use Modem Wake-Up and LAN Wake-Up functions. Wake-Up function only works with ATX power supply. Wake-Up On Modem(Ring): You must set the option Wake-Up On LAN/Ring of CMOS SETUP to be enabled.
  • Page 53: Appendix D. Digital I/O

    Appendix D. Digital I/O One characteristic of digital circuit is its fast response to high or low signal. This kind of response is highly needed for harsh and critical industrial operating environment. That’s why we design 4-bit digital inputs and 4-bit digital outputs on the PCISA-6755. There are two kinds of signals (Input and Output) used by the Digital I/O function.
  • Page 54: Appendix E.signal Mapping Of Lvds

    Appendix E.Signal mapping of LVDS (18bit LVDS mapping table ) (R0) (B2) (R1) (B3) LVDS LVDS (R2) (B4) (data0 output - ) (data2 output - ) (R3) (B5) (data0 output +) (data2 output +) (R4) HSYNC (R5) VSYNC (G0) (G1) (G2) LVDS LVDS...
  • Page 55 (36bit LVDS mapping table ) (RA0) (BA2) (RA1) (BA3) LVDS LVDS (RA2) (BA4) (data0 output - ) (data2 output - ) (RA3) (BA5) (data0 output +) (data2 output +) (RA4) HSYNC (RA5) VSYNC (GA0) (GA1) (GA2) LVDS LVDS (GA3) (data1 output - ) DCLKA (clock output - ) (GA4)

Table of Contents