Advertisement
Pin No.
Port
32
SCKO
DAC shift clock
33
LRCKIN
DAC LRCK signal
34
LRCK
DAC LRCK signal
35
HOLD/WDCK
Not used
36
TX
Not used
37
D.GND
Digital logic Ground
38
C16M
Not used
39
LIMIT
(Connecting to VDD)
40
D.VDD
(Connecting to VDD)
41
LOCK
EFM SYNC detection
42
RFCK
Not used
43
MIRR/WFCK
Not used
44
PLCK
Not used
45
D.GND
Digital logic Ground
46
C1D1
Not used
47
C1D2
Not used
48
C2D1
Not used
49
C2D2
Not used
50
C2D3
Not used
51
D.VDD
Digital logic power supply
52
PACK
Not used
53
TSO
Not used
54
TSI
(Connecting to ground)
55
/TSCK
(Connecting to ground)
56
TSTB
(Connecting to ground)
57
D.GND
Digital logic Ground
58
TEST0
(Connecting to ground)
59
TEST1
(Connecting to ground)
60
ATEST
Not used
61
A.GND
Analog logic Ground
62
FD
Focus drive
63
TD
Traking drive
64
SD
Sled drive
65
MD
Spindle drive
66
DAC0
Not used
67
DAC1
Not used
68
DAC2
Not used
69
DAC3
Not used
70
A.VDD
Analog logic power supply
71
EFM
EFM signal
72
ASY
Reference voltage for EFM comp.
73
C3T
Capacitor terminal for 3T detection
74
RFI
RF for EFM data generation
75
AGCO
RF signal output (after gain adjustment)
76
AGCI
RF-AGC amp input
77
RFO
RF summing amp output
78
EQ2
C/R terminal for RF amp equalizer
79
EQ1
C/R terminal for RF amp equalizer
80
RF-
RF summing amp inverted input
81
A.GND
Analog logic Ground
82
A
Photo detector A input
83
C
Not used
84
B
Photo detector B input
85
D
Not used
Descriptions
11
I/O
Vol.(V)
O
2.7
I
2.5
O
2.5
-
-
-
-
-
0
-
-
-
5.0
-
5.0
O
5.0
-
-
-
-
-
-
-
0
-
-
-
-
-
-
-
-
-
-
-
5.0
-
-
-
-
-
0
-
0
-
0
-
0
-
0
-
0
-
2.1
-
0
O
2.6
O
2.5
O
2.5
O
2.6
-
-
-
-
-
-
-
-
-
5.0
O
2.7
I
2.5
-
2.7
I
2.5
O
2.5
I
2.5
O
2.8
-
2.6
-
0.5
I
2.4
-
0
I
2.7
-
-
I
2.7
-
-
Advertisement
