Advertisement
SCHEMATIC DIAGRAM-7
CD SERVO CIRCUIT
Q702
DTC143XKA146
SWITCHING
R712
C760
220
0.22
0V
3.3V
C718
0.1
C724
C723
0.1
10V220
C
B
A
F=16.9344MHz
C770
0.22 R762
2.7K
R711
R741
15K
82K
R709
47K
C717
0.1
R742
220K
C744
5600P
J
S701
(REST)
7.6V
CN702
: +B SIGNAL LINE
Q703
C731
6.3V220
DTA143XKA146
SWITCHING
3.3V
C730
0V
0.1
C754
3.3V
470P
3.3V
L
K
1.6V
P-P
61
62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80
3.3V
V
60
DD
1.5V
X2 OUT
59
1.5V
0.8V
58
X1 IN
P-P
Vss
57
(0V)0.3V
SBCK
F=16.9344MHz
56
(0V)0.6V
SUBC
55
54
VCOF2
PCK
53
T
EFM
52
IC702
AVss2
51
3.3V
MN662790RSC
50
AV
2
DD
0V
VCOF
SERVO PROCESSOR/
49
0V
DIGITAL SIGNAL PROCESSOR
PLLF
48
DIGITAL FILTER/
1.6V
DSLF
47
D/A CONVERTER
1.6V
PLAY
46
DRF
1V
IREF
45
0.8V
1.6V
P-P
ARF
44
WVEL
43
0.5 s. 0.2V/DIV.
1.5V
42
DSLF2
PLLF2
41
40
39
38
37
36
35
34
33
32
PLAY
0.4V
P-P
2ms. 0.1V/DIV.
I H G
F
E D C B A
A
B
C
D
E
F
1
2
3
4
5
6
7
8
: CD SIGNAL LINE
3.3V
3.3V
R717
R721
1K
100
PLAY
C725
2.2V
1000P
P-P
1kHz, 0dB
C726
R718
1000P
1K
1.7V
BCLK
1
1.7V
LRCK
2
PLAY
0V(1.7V)
3.2V
SRDATA
3
3.3V
DV
1
4
DD
0V
DVss1
T
13.3ms.
5
1.6V
TX
6
PLAY
3.2V
3.3V(3.1V)
MCLK
7
3.3V(3.1V)
MDATA
8
0V
3.2V
13.3ms.
MLD
9
SENSE
10
/ FLOCK
11
/ TLOCK
12
0V
BLKCK
13
3.3V
SQCK
14
0V(3.3V)
PLAY
SUBQ
15
3.2V
DMUTE
16
0V(2.4V)
STAT
17
0V
3.2V
F=75Hz
/RST
18
SMCK
19
3.3V
CSEL
20
31
30
29
28
27
26
25
24
23
22
21
PLAY
2ms. 0.1V/DIV.
A
B
C
J
D
E
F
G
G
H
I
J
K
R760
C743
220
0.1
9
10
11
12
13
14
15
16
TO
MAIN CIRCUIT
(CN701) ON
SCHEMATIC
DIAGRAM-10
C727
50V1
N
C728
50V1
M
C732
C733
0.1
6.3V220
L
J
PLAY
K
0.1 s. 2V/DIV.
I
H
G
F
PLAY
E
T
13.3ms.
D
C
B
A
C745
0.1
0.2V
P-P
L
A
B
C
M
C753
470P
17
18
19
20
21
22
23
24
5V
0V
2.9V
0V
N
25
Advertisement
