Table of Contents
Advertisement
5
harman/kardon
M1_A[0..11]
D5V
D5V
EC4
10uF/16V
1
2
RESET_N
R17
D4
15K
1N4148
U2A
74HC14/SO
D
199
ECS_N
ECS_N
200
EOE_N
EOE_N
M2_D[0..15]
M2_D[0..15]
M2_D0
106
M2_D_0
M2_D1
112
M2_D_1
M2_D2
111
M2_D_2
M2_D3
110
M2_D_3
M2_D4
109
M2_D_4
M2_D5
108
M2_D_5
M2_D6
107
M2_D_6
M2_D7
105
M2_D_7
M2_D8
77
M2_D_8
M2_D9
83
M2_D_9
M2_D10
82
M2_D_10
M2_D11
76
M2_D_11
M2_D12
78
M2_D_12
M2_D13
81
M2_D_13
M2_D14
79
M2_D_14
M2_D15
84
M2_D_15_A
M2_A[0..11]
M2_A[0..11]
M2_A0
88
M2_A_0
M2_A1
87
M2_A_1
M2_A2
86
M2_A_2
M2_A3
85
M2_A_3
M2_A4
100
C
M2_A_4
M2_A5
98
M2_A_5
M2_A6
96
M2_A_6
M2_A7
95
M2_A_7
M2_A8
97
M2_A_8
M2_A9
99
M2_A_9
M2_A10
102
M2_A_10
M2_A11
101
M2_A_11
66
M2_DQM1
M2_DQM1
70
M2_DQM0
M2_DQM0
80
M2_WE_N
M2_WE_N
71
M2_CAS_N
M2_CAS_N
93
M2_RAS_N
M2_RAS_N
69
M2_SCS_N
M2_SCS_N
68
M2_BA0
M2_BA0
67
M2_BA1
M2_BA1
94
M2_CLK
M2_CLKO
Core3.3V
116
DATA/SDA
AICLK_GP0
117
CLOCK/SCL
AICLK_GP1
118
SCLK_XOUT
R174
PBY160808T-102Y-N
119
Y1
SCLK_XIN
FB48
DVDD
AVDD0
50R
EMI important
4
3
126
VCC
OUT
DVDD_PLL0
129
DVDD_PLL1
1
2
132
OE
GND
DVDD_PLL2
C14
104
AVDD2
AVDD1
127
OSCIL
AVDD_PLL0
130
AVDD_PLL1
133
AVDD_PLL2
125
DVSS_PLL0
128
AVSS_PLL0
131
VSS_PLL1
Core3.3V
134
VSS_PLL2
B
RN3
CN11
1
4.7k
2
TMS
3
TCK
4
TDO
5
TDI
6
RN4
10R
TUNER_DO
1
2
3
4
VFD_STB
5
6
HP_DETECT
AMP_TWAR
7
8
HD_D_0
1
2
HD_D_1
3
4
HD_D_2
5
6
HD_D_3
7
8
RN5
10R N/A
On debug mode, disconnect RN6 and connect
RN5 for debugging VFD, disconnect RN5 and
connect RN6 for debugging HDMI.
R28 10k
R23 10K
RN4 10R
VCC1.2V
Debug
N/A
Yes
N/A
A
Normal
Yes
N/A
Yes
Core3.3V
EC12
100uF/16V
C30
C31
C32
C33
C34
C35
C36
C37
C38
C39
104
104
104
104
104
104
104
104
104
104
DGND
5
4
M1_A[0..11]
M1_D[0..15]
M1_D[0..15]
Core1.2V
Memory #1
AML3278
FE ANALOG
TEST
RESET_N
Core3.3V
R23
R24
10K N/A
10K
R27
R28
4.7K
10K
B/b
VCC1.2V
FE1.2VCO
VCC1.2V
FE1.2V
VCC1.2V
FB27
FB28
FB29
50R
50R
50R
EC5
C23
EC6
C24
EC7
47uF/10V
104
47uF/10V
104
47uF/10V
Core3.3V
VCC1.2V
FB34
50R
EC13
100uF/10V
C40
C41
C42
C43
C44
C45
C46
C47
C48
C49
104
104
104
104
104
104
104
104
104
104
4
3
Core3.3V
P
O
W
E
R
U4
FED
GPIO
FE3.3V
RFS
COMPAD
DAC1.2V
Core1.2V
Core1.2V
Core1.2V
FB30
DVDD
FB31
AVDD0
50R
50R
C25
104
EC8
C26
EC9
C27
47uF/10V
104
47uF/10V
104
47uF/10V
Core1.2V
AVDD_DAC
AVDD_DAC
EC14
100uF/10V
C50
C51
C52
C53
C54
C55
C56
C57
C58
104
104
104
104
104
104
104
104
104
3
2
HS 250/230 Service Manual
Power_on
Configuration
Core3.3V
R13
2K
ADATA3
R14
2K
ADATA0
R15
2K
ADATA1
C9
R16
2K
ADATA2
104
R18
2K
ALRCK
To be decided.
SPDIF_OUT
203
5
6
IEC958
FB53
AMCLK_0
204
0R
AMCLK
AMCLK
U2C
205
ASCLK
AOCLK
74HC14/SO
206
ALRCK
ALRCLK
ADATA[0..3]
ADATA[0..3]
ADATA0
221
ADATA_0
ADATA1
222
ADATA_1
223
ADATA2
ADATA_2
ADATA3
224
ADATA_3
DAC1.2V
244
DVDD_DAC(1.2V)
243
DVSS_DAC(1.2V)
225
AVDD_DAC(3.3V)
AVDD_DAC
232
AVDD_DAC_R(3.3V)
235
AVDD_DAC_G(3.3V)
238
AVDD_DAC_B(3.3V)
241
AVDD_DAC_X(3.3V)
226
AVSS_DAC(3.3V)
HW_MUTE_1
231
AVSS_DAC_R(3.3V)
AVDD_DAC
234
AVSS_DAC_G(3.3V)
237
AVSS_DAC_B(3.3V)
240
AVSS_DAC_X(3.3V)
C11
104
230
COMP
229
R19
220R
RSET
227
VREF_IN
C12
104
228
VREF_OUT
HW_MUTE_C
233
IOR
R/Cr/Pr
236
G/Y/Y
IOG
239
IOB
B/Cb/Pb
242
IOX
V_COMP
HD_D_[0..23]
HD_D_[0..23]
211
HD_D_0
HD_D_0
HD_D_1
210
HD_D_1
HD_D_2
209
HD_D_2
208
HD_D_3
HD_D_3
HD_D_4
207
HD_D_4
HD_D_5
164
HD_D_5
163
HD_D_6
HD_D_6
HD_D_7
162
HD_D_7
HD_D_8
161
HD_D_8
HD_D_9
158
HD_D_9
157
HD_D_10
HD_D_10
HD_D_11
TP8
156
HD_D_11
HD_D_12
HW_MUTE_C
155
HD_D_12
VD1
154
HD_D_13
HD_D_13
HD_D_14
VD7
153
HD_D_14
HD_D_15
55
RDS_SCK
HD_D_15
54
HD_D_16
HD_D_16
RDS_DAT
HD_D_17
53
HD_D_17
SW3
HD_D_18
52
USB_CS
HD_D_18
51
HD_D_19
HD_D_19
HD_D_20
50
HD_D_20
HD_D_21
49
iPod_Check
HD_D_21
HD_D_22
MUTE_IN
48
HD_D_22
MUTE_OUT
47
HD_D_23
HD_D_23
STBY
SPDIF_OUT
46
HD_CK
HD_CK
216
HD_D_DE
HD_D_DE
SPDIF
212
HD_D_HS
HD_D_HS
GATE_SEL1
215
HD_D_VS
HD_D_VS
217
HD_GP0
HD_RESET
EXP_STB
3.3V
218
HD_GP1
iPod/Servo select
C187
iPod/I2C_SW
MODE
104
LOW=0
Servo work
HIGH=1
iPod input
3.3V
U28
D5V
FSTU3257MTC
iPod/I2C_SW
1
16
S
VCC
C1
2
15
1B1
OE
iPod_Tx
104
3
14
1B2
4B1
TZC
4
13
1A
4B2
SDA
5
12
SDA
2B1
4A
iPod_Rx
6
11
SCK
2B2
3B1
SDA1
7
10
2A
3B2
SCK1
8
9
GND
3A
iPod_Rx
iPod_Tx
Core1.2V
FB32
AVDD1
FB33
AVDD2
50R
50R
EC10
C28
EC11
C29
104
47uF/10V
104
FE3.3V
FE3.3V
C59
EC15
C63
104
100uF/10V
104
C60
C61
C62
Title
104
104
104
Size
Document Number
C
Date:
2
1
3.3V
FB49
U3
50R
8
1
VCC
A0
DATA/SDA
5
2
SDA
A1
CLOCK/SCL
6
3
SCL
A2
4
7
GND
WP
AT24C64
D
C10
104
9
8
COAXIAL
U2D
74HC14/SO
11
10
U2E
74HC14/SO
13
12
U2F
74HC14/SO
MUTE_IN
R4
0R
R7
R9
0R
MUTE_OUT
0R N/A
HW_MUTE
3
4
TP5
C
U2B
74HC14/SO
3.3V
3.3V
C13
C15
104
104
3.3V
3.3V
U5
XC9572XL-10VQG44C
RESET_N
2
27
I/O
I/O
GATE_SEL0
3
28
I/O
I/O
5
29
AMP_PD
I/O
I/O
6
30
TVFORMAT0
I/O
I/O
7
31
TVFORMAT1
I/O
I/O
8
32
RGB_SWITCH
I/O
I/O
12
37
I/O
I/O
FRONT_LED
13
38
MCU_OFF
I/O
I/O
14
39
I/O
I/O
TCLOSE
16
40
TOPEN
I/O
I/O
18
41
LDON
I/O
I/O
19
42
CD/DVD
I/O
I/O
20
I/O
CLOCK/SCL
21
43
I/O
I/O/GCK1
DATA/SDA
22
44
I/O
I/O/GCK2
EXP_STB
23
1
I/O
I/O/GCK3
33
Filter_Sel_A
I/O/GSR
9
36
SPDIF_SW
TDI
I/O/GTS1
34
I/O/GTS2
Filter_Sel_B
B
11
TCK
24
TDO
10
TMS
26
VCCIO
CN12
CPLD_TDO
1
CPLD_TCK
2
CPLD_TMS
3
CPLD_TDI
4
5
6
6pin 2.0mm
VD1/VD7 CONNECT CONTROL
GATE_SEL0
GATE_SEL1
MODE
0
0
VD1 -> SW3
VD7 -> USB_CS
0
1
VD1 -> iPod_Check
VD7 -> don't care
1
0
1
1
VD1 -> RDS_SCK
RDS_DAT -> VD7
A
DECODE
070515
Rev
5228C
1.2
Sunday, October 07, 2007
Sheet
7
of
21
1
Page 48 of 60
Advertisement
Table of Contents
