Panasonic SA-AK78 Service Manual page 14

SA-AK78
No. Mark
52 EFM
53 PCK
54 VCOF2
55 SUBC
56 SBCK
57 VSS
58 X1 IN
59 X2 OUT
60 VDD
61 BYTCK
62 /CLDCK
63 FCLK
64 IPFLAG
65 FLAG
12.3. IC703 (AN8739SBE2) Focus coil/ Tracking coil/ Traverse motor/
Spindle motor driver
No. Mark
1 /RST -
2 NC -
3 IN2 I
4 PC2 I
5 NC -
6 IN1 I
7 NC I
8 PVCC1 I
9 PGND1 -
10 NC -
11 D1- O
12 D1+ O
13 D2- O
14 D2+ O
12.4. IC601 (M38199MF210F) System Microprocessor
No. Mark
1 SP_IN
2 DECK2
3 DECK1
4 KEY5
5 KEY4
6 KEY3
7 KEY2
8 KEY1
9 JOG1B
10 JOG1A
11 CRT
All manuals and user guides at all-guides.com
I/O Function
O EFM signal output
O PLL extraction clock output
(fPCK = 4.321 MHz during
normal playback)
I/O VCO Loop filter for 33.8688
MHz conversation terminal for
16.9344 MHz crystal mode,
must use other circuit
O Sub-code serial data output
I Clock input for sub-code
serial data
I GND
I Crystal oscillating circuit input
(f = 16.9344MHz)
O Crystal oscillating circuit input
(f = 16.9344 MHz)
I Power supply input
oscillating circuit)
O Byte clock output
O Sub-code frame clock signal
output (fCLDCK = 7.35 kHz
during normal playback)
O Crystal frame clock signal
output (fCLK = 7.35 kHz,
double = 14.7 kHz)
O Interpolation flag output ("H" :
Interpolation)
O Flag output
I/O Function
RESET output terminal
N.C.
Motor Drive (2) input
Turntable motor drive signal ("L
:ON)
N.C.
Motor driver (1) input
N.C.
Power supply (1) for driver
Ground connection (1) for driver
N.C.
Motor driver (1) reverse-action
output
Motor driver (1) forward-action
output
Motor driver (2) reverse-action
output
Motor driver (2) forward-action
output
I/O Function
I/O SPEANA input
I/O Mech condition input 2
(HALF/RECIF/MODE/RECIR)
I/O Mech condition input 1
(HALF/MODE/PHOT1/PHOT2)
I/O Key 5 input
I/O Key 4 input
I/O Key 3 input
I/O Key 2 input
I/O Key 1 input
I/O JOG 1 input B main volume
I/O JOG 1 input A main volume
I/O CT timer control
No. Mark
66 CLVS
67 CRC
68 DEMPH
69 RESY
70 IOSEL
71 /TEST
72 AVDD1
73 OUTL
74 AVSS1
(for
75 OUTR
76 RSEL
77 IOVOD
78 PSEL
79 MSEL
80 SSEL
No. Mark
15 D3-
16 D3+
17 D4-
18 D4+
19 NC
20 PGND2
21 PVCC2
22 NC
23 VCC
24 VREF
25 IN4
26 IN3
27 RSTIN
28 NC
No. Mark
12 JOG2B
13 JOG2A
14 DSPRST
15 DSPACK
16 SENSE
17 ECO
18 PCNT
19 MECHSC
20 MECHCK
21 MECHSO
22 MECHSI
23 MECHRQ
14
I/O Function
O Spindle servo
synchronizing signal output
("H" : CLV, "L" : rough servo)
O Sub-code CRC
output ("H' :OK, "L" :NG)
O De-emphassis ON
output ("H" :ON)
O Frame re-synchronizing signal
output
I Mode Switching Terminal
I Test input
I Power supply input
analog circuit)
O Left channel audio signal
output
I GND
O Right channel audio signal
output
I RF signal polarity assignment
input (at "H" level, RSEL="H",
at "L" level, RESL="L")
I 5V supply input
I Test terminal (connected to
Gnd)
I SMCK oscillating frequency
designation input ("L":4.2336
MHz, "H":8.4672 MHz)
I SUBQ output mode select
("H":Q-code buffer mode)
I/O Function
O Motor driver (3) reverse-action
output
O Motor driver (3) forward-action
output
O Motor driver (4) reverse-action
output
O Motor driver (4) forward-action
output
- N.C.
- Ground connection (2) for driver
I Power supply (2) for driver
- N.C.
I Power supply terminal
I Reference voltage input
I Motor driver (4) input
I Motor driver (3) input
I Reset terminal
- N.C.
I/O Function
I/O JOG 2 input B multi jog
I/O JOG 2 input A multi jog
I/O DSP reset output
I/O DSP ACK input
I/O DSP sense input
I/O ECO output
I/O PCNT output
I/O Mecha control CS input
I/O Mecha control clock input
I/O Mecha control data output
I/O Mecha control data input
I/O Mecha control request output
phase
checked
signal
(for