Table of Contents
Advertisement
Pin No.
Pin Name
I/O
57
XPDI
I/O
58
VDDS
—
59, 60
HA0, HA2
61
VSS
—
62, 63
HCS0, HCS1
64
VDD
—
65
DASP
I/O
66 to 69
MDB0 to MDB3
I/O
70
VSS
—
71
MDB4
I/O
72
VDD5V
—
73 to 75
MDB5 to MDB7
I/O
76
XMWR
O
77
VDD
—
78
XRAS
O
79, 80
MA0, MA1
O
81
VSS
—
82 to 87
MA2 to MA7
O
88
VDD
—
89
MA8
O
90
VSS
—
91
MA9
O
92
MNT1
O
93
MNT2
O
94
XMOE
O
95
XCAS
O
96, 97
MDB8, MDB9
I/O
98
VSS
—
99
MDBA
I/O
100
VDD
—
101, 102
MDBB, MDBC
I/O
103
VDD5V
—
104 to 106
MDBD to MDBF
I/O
107
GFS
O
108
VSS
—
109
APEO
O
110
VDD
—
111
DASYO
O
112
GNDA5
—
113, 114
ASF1, AFS2
—
115
DASYI
116
RFDCC
117
RFIN
118, 119
VCCA5, VCCA4
—
120
VCOR1
—
121
VCOIN
122, 123
GNDA4, GNDA3
—
124
LPF5
O
125
VC1
126, 127
LPF2, LPF1
Not used
Power supply terminal (+5V) (digital system)
I
Not used
Ground terminal (digital system)
I
Not used
Power supply terminal (+3.3V) (digital system)
Not used
Two-way data bus with the D-RAM
Ground terminal (digital system)
Two-way data bus with the D-RAM
Power supply terminal (+5V)
Two-way data bus with the D-RAM
Write enable signal output to the D-RAM
Power supply terminal (+3.3V) (digital system)
Row address strobe signal output to the D-RAM
Address signal output to the D-RAM
Ground terminal (digital system)
Address signal output to the D-RAM
Power supply terminal (+3.3V) (digital system)
Address signal output to the D-RAM
Ground terminal (digital system)
Address signal output to the D-RAM
EEPROM ready signal output to the mechanism controller
Operation clock signal output for PSP physical disc mark detection to DSD decoder
Output enable signal output to the D-RAM
Column address strobe signal output to the D-RAM
Two-way data bus with the D-RAM
Ground terminal (digital system)
Two-way data bus with the D-RAM
Power supply terminal (+3.3V) (digital system)
Two-way data bus with the D-RAM
Power supply terminal (+5V)
Two-way data bus with the D-RAM
Guard frame sync signal output to the mechanism controller
Ground terminal (digital system)
Absolute phase error signal output
Power supply terminal (+3.3V) (digital system)
RF binary signal output
Ground terminal (analog system)
Filter connected terminal for selection the constant asymmetry compensation
I
Analog signal input after integrated from the RF binary signal
I
Input terminal for adjusting DC cut high-pass filter for RF signal Not used
I
RF signal input from the DVD/CD RF amplifier
Power supply terminal (+3.3V) (analog system)
VCO oscillating range setting resistor connected terminal
I
VCO input terminal
Ground terminal (analog system)
Signal output from the operation amplifier from PLL loop filter
I
Middle point voltage (+1.65V) input terminal
I
Inverted signal input to the operation amplifier from PLL loop filter
HCD-GX90D/RV800D
Description
59
Advertisement
Table of Contents
