Sanyo DC-TS765KR SS Service Manual page 33

Hide thumbs Also See for DC-TS765KR SS:
Table of Contents

Advertisement

IC BLOCK DIAGRAM & DESCRIPTION
IC800 ZR36748 (AV Decorder)
Pin No.
38
GPCI/O[44]
39
GPCI/O[45]
ADC interface (3 pin)
164~166
SERADC[2:0]
SDRAM interface (36 pin)
80,82,84,86,
RAMDAT[15:0]
87,89,90,92,
93,95,96,98,
99,101,102,
104
53~55,57~60,
RAMADD[11:0]
62~64,67,70
72
RAMRAS#
74
RAMCAS#
78
76
RAMDQM
66,68
RAMBA[1:0]
71
RAMCS#
75
RAMWE#
External memory interface (41 pin)
105~113,
MEMDA[15:0]
117~122
131,133~138,
MEMAD[18:0]
140,142~150,
152,154
155
MEMAD[19]#
GPCI/O[33]
129
MEMWR#
128
MEMRD#
124,126
MEMCS[1:0]#
123
MEMCS[2]#
GPCI/O[31]
Power supply (52 pin)
15,33,50,56,
65,73,79,88,
94,100,114,
125,139,151,
189,207
1,17,35,61,69,
77,85,91,97,
103,116,127,
141,153,191
48,159
178
180
30,81,132,183
28,83,130,185
158
156
171
VDDDAC
168,174,176
GNDDAC[D,B,P]
163
GNDADC
167
GNDADC
All manuals and user guides at all-guides.com
Name
I/O
Function
ATCS1#
O#
ATAPI chip select signal O.
CDCLK#
I#
CD-DSP bit clock signal I.
I/O
Controled general I / O by microcomputer software.
ATCS0#
O#
ATAPI chip select signal O.
CDDAT#
I#
CD-DSP data I.
I/O
Controled general I / O by microcomputer software.
I
ADC analog I.
I/O
SDRAM data I / O.
O
SDRAM address O.
O
SDRAM low select O (Active low).
O
SDRAM column select O (Active low).
PCLK
O
SDRAM clock O (Same internnal process clock).
O
SDRAM data mask O (Active high).
O
SDRAM bank select O.
O
SDRAM chip select O (Active low).
O
SDRAM write enable O (Active low).
I/O
External memory data I / O.
O
External memory address O.
Used MEMAD (18 : 16) for PLL debug.
O#
Externaal address O.
I/O
Controled general I / O by microcomputer software.
O
External memory write enable O (Active low).
O
External memory read enable O (Active low).
O
External memory chip select O (Active low).
O#
External memory chip select O (Active low).
I/O
Controled general I / O by microcomputer software.
GNDP
S
3.3V digital peripheral power supply GND (16 pin).
VDDP
S
3.3V digital peripheral power supply (16 pin).
VDDIP
S
3.3V peripheral reference voltage (2 pin).
GNDP2
S
Filtered 3.3V digital power supply GND for AMCLK.
VDDP2
S
Filtered 3.3V digital power supply for AMCLK.
GNDC
S
1.8V digital core power supply GND (4 pin).
VDDC
S
1.8V digital core power supply (4 pin)
GNDA
S
Internal PLL oircuit GND.
VDDA
S
1.8V internal PLL circuit power supply.
S
3.3V DAC analog power supply.
S
3.3V DAC analog power supply GND (3 pin).
S
3.3V ADC analog power supply.
S
3.3V ADC analog power supply GND.
- 33 -

Advertisement

Table of Contents
loading

Table of Contents