NEC startWARE-GHS-Ravin-E User Manual page 26

Table of Contents

Advertisement

Number
Name
c19
ADD18
a20
ADD14
b20
ADD15
c20
GND
a21
ADD11
b21
ADD12
c21
ADD13
a22
ADD8
b22
ADD9
c22
ADD10
a23
ADD6
b23
ADD7
c23
GND
a24
ADD3
b24
ADD4
c24
ADD5
a25
n.c.
b25
RDY
c25
ADD2
a26
LCS1B
b26
LCS0B
c26
GND
a27
RDB
b27
WRB
c27
GND
a28
n.c.
b28
n.c.
c28
n.c.
a29
DAKB
b29
DRQB
c29
RDSTSB
a30
n.c.
b30
CPUSEL
c30
n.c.
a31
GND
b31
PCICLK
c31
GND
a32
n.c.
Note: Signal direction as seen from startWARE-GHS-Ravin-E board (e.g. "in" is an input on this board and
must be driven by the main board)
26
Chapter 5 Appendix
Table 5-2: Host Connector CN1 (3/4)
Note
Direction
in
address bus signal 18
in
address bus signal 14
in
address bus signal 15
in
ground
in
address bus signal 11
in
address bus signal 12
in
address bus signal 13
in
address bus signal 8
in
address bus signal 9
in
address bus signal 10
in
address bus signal 6
in
address bus signal 7
in
ground
in
address bus signal 3
in
address bus signal 4
in
address bus signal 5
-
unconnected
CPU Ready signal (active high, i.e. low=wait, high=ready); high
out
impedance while Ravin-E is not selected.
in
address bus signal 2
in
Chip select 1 (active low)
in
Chip select 0 (active low)
in
ground
in
CPU read signal (active low)
in
CPU write signal (active low)
in
ground
-
unconnected
-
unconnected
-
unconnected
in
Data acknowledge
out
Data request
out
Read status
-
unconnected
in
Select CPU interface (0=PCI, 1=asynchronous)
-
unconnected
in
ground
in
PCI clock (connect to GND if asynchronous interface)
in
ground
-
unconnected
User's Manual U17316EE1V0UM00
Description

Advertisement

Table of Contents
loading

Table of Contents