Panasonic TX-32LXD52 Service Manual page 25

Wide lcd tv
Hide thumbs Also See for TX-32LXD52:
Table of Contents

Advertisement

10 Block Diagram
10.1. Signal (1 of 3) Block Diagram
LXD52 ONLY
CI SLOT
(COMMON
INTERFACE)
A
XV
JK8401
Vpp1,Vpp2
18
52
VCC
17
51
2
6
D0~D7
DATA
30
32
IC8410,IC8411
RESET
58
BUFFER
8
A0~A14
10
14
ADDRESS
21
29
REG#
61
CE1#,CE2#
7
42
CONTROL
B
OE#,WE#
9
15
44
45
IORD#,IOWR#
IREQ#
16
CD1#,CD2#
36
67
CONTROL
57
59
MCLK0,WAIT#
IC8412
MOVAL,MOSTRT
62
63
BUFFER
37
41
MDO3~MDO7
DATA
MDO0~MDO2
64
66
STROUT
46
MISTRT
47
50
MDI0~MDI7
SPDATA0~7
53
56
MIBAL,MCLKI
19
20
SPEN,SPCLK
IC8003
C
COFDM DEMODULATOR
TU8001
XIRQ1
42 LOCK/OP2
SCL 20
TV TUNER
18
SCLT
SDA 21
D0 34
SCL
19
SDAT
4
D3 31
62
XTALI
SDA
X8003
5
24.167MHz
STROUT 23
IFD1
63
XTALO
11
D4 29
IFD2
9
IMM
10
D7
10
IMP
IF_AGC
CLKOUT 36
9
SUB 5V
16
AGC1
ANT_V_SUPPLY
D/#P
1
12
RESET
V_SUPPLY
7
D
SUPPORT
CARD
SLOT
JK8201
1
8
ED16~ED31
DATA BUS
103
110
10
23
EA0~EA24
ADDRESS BUS
89
101
32
44
CONTROL
CONTROL BUS
BUS
67
79
XRST
35
36
XRST
SDA1,SDA0
51
60
SDA1,SDA0
SCL1.SCL0
52
59
SCL1,SCL0
XCD1
XCD1
88
E
TCK,TMS
TCK,TMS
53
58
TDI,TDO
TDI,TDO
55
57
TRST
TRST
54
SBO0/SBI0
SBO0,SBI0
46
65
XNMIRQ,XIRQ3
66
45
XIRQ1
IC8864
SUB 5V
+1.8V
SUB 5V
29
82
3.3V
AVR +1.8V
SUB 5V
30
81
3.3V
7
VIN
VOUT
1
3.3V
27
84
3.3V
28
83
IC8034
3.3V
+2.5V
AVR +2.5V
2
VCC
VOUT
4
1
CTL
F
TX-32/26LXD52, TX-32/26LX52F/L, TX-32/26LX51F
Signal (1 of 3) Block Diagram
1
2
All manuals and user guides at all-guides.com
IC8401
IC8402
SUB 5V
CARD 5V
DATA BUFFER
IN
7
6
OUT
FLG
2
XIRQ2
ED16-ED23
8
OUT
EN 1
EA1-EA15
RESET
IC8404
CONTROL BUFFER
POWER
IC8213
BUFFER
CHCLK,CHVAL,CHSYNC
XCD1,XCD2,XWAIT,XIREQ
DATA
IC8009
256M DDR_SDRAM
IC8408
SCL1
TS BUFFER
SDA1
IC8409
25
TS BUFFER
IC8501
38
VCXO27M
1
2
3
SPPKTST
SPCLK
SPEN
SPDATA7
X8006
XFERSTO
IC8019
64M CPU FLASH ROM
DG0-DQ15
A0-A21
WP ,WE,CE,OE
RESET
XRST
IC8023
IC8024
SUB 9V
3.3V(1.1A)
SUB 9V
DC-DC CONV.3.3V
DC-DC CONV.1.2V
1
VIN
SW
2
1
VIN
SW
2
8
PVIN
FB
3
8
PVIN
FB
3
INV
INV
4
4
3
4
CHCLK
HSCLKIN
IC8013
CHVAL
HSVALIN
CHSYNC
HDSL PEAKS_Lite
HSSYNCIN
HSDIN0
HSDIN7
MMDQ0
DATA BUS
MMDQ31
MMA0
ADDRESS BUS
DDR-
SDRAM
MMA13
CONTROL BUS
XECSO,XERE
XEWE2,PWP
4
5
6
PEAKS_Lite(3/3)
XMNIRQ
PEAKS_Lite(1/3)
XIRQ0
INTERRUPTION
XIRQ1
XIRQ2
CK27
VC27
POWER
CIPOWER
RESET
CIRESET
XIREQ
XIREQ
XWAIT
Joint
XWAIT
XCD2
XCD2
Action
XCD1
XCD1
Group
ED16
DATA BUS
ED31
ADDRESS BUS
EA0
SUPPORT CARD&
NOR FLASH ROM
EA24
I/F
XECSO-XECS5
CONTROL BUS
BOOTSWAP ,XEDK
ELLK,XEWE2,XEWE3
XERE,ERXW
XIORD,XIOWR
XWE,XOE,REG
CI I/F
XECS3
1.2V(0.8A)
PEAKS_Lite(2/3)
VDD12
VDD33
AAVDD
DAVDD
MAVDD
SVAVDD
1.2V
3.3V
5
6
25
TX-32LXD52 / TX-26LXD52 / TX-32LX52F / TX-26LX52F / TX-32LX52L / TX-26LX52L / TX-32LX51F / TX-26
SUB 9V
A5V
FDC_A5V
SUB 9V
SUB 5V
3.3V
IEC_OUT
MVY0
MVY0
MVY7
MVY7
MVC0
MVC0
MVC7
MVC7
MHSYNC0
MVSYNC0
MVCLK0
IC8029
IC8031
DC
DY
AUDIO DAC
OP AMP
2
DACCK
1
MCLK
1
SRCK
2
BICK
AOUTL
11
3
DMIX
3
SDTI
SUB 9V
5
LRCK
4
LRCK
AOUTR 10
7
XDACRST
5
PDN
6
AF_VDACOUT5
CVBS
Q8101
SBO1
SBI1
SCL0
SCL0
XRST
SDA0
SDA0
TCK
SCL1
SCL1
TMS
SDA1
SDA1
EVTRG
TDI
EVTRG
TDO
TDO
TDO
TRST
TDI
TDI
JTAG I/F
TMS
TMS
TCK
TCK
Test
TRST
IC8043
DRSTMSK
3.3V
XFERSTO
RESET
XFERSTO
SPDATA7
SCHDATA0
4
OUT
VDD
2
SPEN
ENABLE0
SPPKTST
3.3V
CHPSYNC0
IC8042
SPCLK
SCHCLK0
SUB 9V
RESET
XRST
1
VOUT
VDD
2
EVTRG
TRST
SBO1
SBO1
TMS
SBI1
SBI1
XRST
TDO
TDI
SBO0
TCK
SBI0
SUB 5V
2.5V
VDDQ
(DDR SDRAM)
MVAVDD
AVDD
2.5V
TX-32/26LXD52, TX-32/26LX52F/L, TX-32/26LX51F
Signal (1 of 3) Block Diagram
7
8
XV01
TO DG1
13
SUB 9V
51
SUB 9V
SUB 9V
52
53
SUB 9V
54
SUB 5V
57
SUB 5V
14
SUB 5V
88
MVY0
96
MVY7
97
MVC0
105
MVC7
107
MHSYNC0
106
MVSYNC0
MVCLK0
109
DL
41
DL(BS_L)
DR
43
DR(BS_R)
CVBS
72
18
SBO1(SBI1)
19
SBI1(SBO1)
XRST
22
26
TCK
27
TMS
28
TDI
29
TDO
30
TRST
FOR
FACTORY
USE
(JTAG I/F)
CN8202
2
3.3V
15
3.3V
16
3.3V
3
XRST
4
EVTRG
5
TRST
7
TMS
9
TDO
11
TDI
14
TCK
FOR
FACTORY
XV04
USE
1
+5V
2
SBI0
3
SBO0
(232C)
FOR
DEBUG
9

Advertisement

Table of Contents
loading

Table of Contents