Table of Contents
Advertisement
Circuit Diagrams and PWB Layouts
SMB: Ethernet Switch
Ethernet Switch
B23
5
PHY2PTXEN
D3.3V
RD29
RD29
1K
1K
3
DISDUALMII
R419
R419
470
470
DISDUALMII
R15: Pull low in MAC5 PHY Mode
Configuration,internal pull high
D
P4MODE1
R423
R423
*470
*470
P4MODE[1]
R14: Floating in MAC5 PHY Mode
Configuration, internal pull high
P4MODE0
R424
R424
470
470
P4MODE[0]
R13: Pull low in MAC5 PHY Mode
Configuration,internal pull high
GXMODE
R426
R426
1K
1K
GXMODE
R54: Pull low in MAC5 PHY Mode
Configuration,internal pull high
DUP3_GYMODE
R427
R427
*1K
*1K
GYMODE
R53: Floating in MAC5 PHY Mode
Configuration, internal pull high
ACT2_P4ANEG
D3.3V
LED_ADD1
+ EC26
+ EC26
C520
C520
ACT1_GYSPD
0.1uF
0.1uF
33uF
33uF
C
D3.3V
R428
R428
1K
1K
CM29
CM29
17@100,0805,4A
17@100,0805,4A
C522
C522
C523
C523
C524
C524
18pF
18pF
0.1uF
0.1uF
10uF/10V
10uF/10V
R479
R479
4
Y3
Y3
1M
1M
2
25MHz
25MHz
C525
C525
18pF
18pF
R626
R626
0
0
R431
R431
*100
*100
R430
R430
*100
*100
A1.8V_RTL
B
C392
C392
C394
C394
22uF/6.3V
22uF/6.3V
*22uF/6.3V
*22uF/6.3V
A1.8V_RTL
C587
C587
0.1uF
0.1uF
J32
J32
RJ45
RJ45
LECM2012D-900QT
L24
L24
RXIP2
R450
R450
49.9,1%
49.9,1%
R1
1
4
TX_+
C606
C606
0.1uF
0.1uF
R5
TX_CT
R2
2
3
RXIN2
R451
R451
49.9,1%
49.9,1%
TX_-
LECM2012D-900QT
R3
L40
L40
1
4
TXOP2
R500
R500
49.9,1%
49.9,1%
RX_+
C607
C607
0.1uF
0.1uF
R6
RX_CT
TXON2
R501
R501
49.9,1%
49.9,1%
R4
2
3
RX_-
L4
R498
R498
330
330
LED2(G)_AN+
D3.3V
L3
LED_ADD2
LED2(G)_CAT-
L2
R499
R499
330
330
LED1(Y)_AN+
ACT2_P4ANEG
L1
LED1(Y)_CAT-
M3
NC1
A
M4
NC2
M1
Shield1
M2
Shield2
5
TPB1.2HU LA
10.
4
R418
R418
1K
1K
1
D3.3V
IRQB2_ENDEFER
2
C515
C515
0.1uF
0.1uF
U47
U47
103
LED_ACT[2]/P4ANEG
104
LED_SPD[2]/GXANEG
105
LED_DUP[2]/GYANEG
106
DVDD33
107
LED_ADD[1]/GXSPD100
108
LED_ACT[1]/GYSPD100
109
LED_SPD[1]/GXFULL
110
LED_DUP[1]/GYFULL
111
LED_ADD[0]/ENFORWARD
112
DGND
ACT0_BCINDROP
113
LED_ACT[0]/BCINDROP
114
LED_SPD[0]/MAX1536
115
LED_DUP[0]
CK25MOUT
116
CK25MOUT
117
OSCI
118
HVDD33
119
AVDD18
8306SDM_X1
120
X1
RTL8306G
RTL8306G
8306SDM_X2
121
X2
122
AGND
123
VCTRL
DTEST2
124
DTEST2
DTEST1
125
DTEST1
126
AGND
127
IBREF
128
AVDD18
R432
R432
1.96K,1%
1.96K,1%
A1.8V_RTL
TXON0
[24]
TXOP0
[24]
RXIP0
[24]
RXIN0
[24]
C526
C526
C527
C527
C528
C528
C529
C529
C530
C530
C531
C531
C532
C532
C533
C533
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
A1.8V_RTL
C588
C588
0.1uF
0.1uF
J33
J33
*RJ45
*RJ45
LECM2012D-900QT
L41
L41
RXIP1
R502
R502
49.9,1%
49.9,1%
R1
1
4
TX_+
C608
C608
0.1uF
0.1uF
R5
TX_CT
R2
2
3
RXIN1
R503
R503
49.9,1%
49.9,1%
TX_-
LECM2012D-900QT
R3
L42
L42
1
4
TXOP1
R504
R504
49.9,1%
49.9,1%
RX_+
C609
C609
0.1uF
0.1uF
R6
RX_CT
TXON1
R505
R505
49.9,1%
49.9,1%
R4
2
3
RX_-
R496
330
L4
LED2(G)_AN+
D3.3V
L3
LED_ADD1
LED2(G)_CAT-
L2
R497
R497
330
330
LED1(Y)_AN+
ACT1_GYSPD
L1
LED1(Y)_CAT-
M3
NC1
M4
NC2
M1
Shield1
M2
Shield2
4
EN 72
3
2
1
2
3
4
D1.8V_RTL
+ EC25
+ EC25
33uF
33uF
C516
C516
C517
C517
C518
C518
C519
C519
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
D1.8V_RTL
64
DGND
63
D3.3V
M(R)RXD[1]/PTXD[1]
62
DVDD33
D3.3V
61
M(R)RXD[0]/PTXD[0]
60
MRXDV/PTXEN/CRSDV
C521
C521
59
MRXC/PTXC/REFCLK1
0.1uF
0.1uF
RD32
RD32
58
MCOL/PCOL
57
3
MTXD[3]/PRXD[3]/P4IRTAG[1]
56
MTXD[2]/PRXD[2]/P4IRTAG[0]
55
M(R)TXD[1]/PRXD[1]/LEDMODE[1]
2
54
M(R)TXD[0]/PRXD[0]/LEDMODE[0]
RD33
RD33
53
DVDD18
52
1
M(R)TXEN/PRXDV
51
MTXC/PRXC(CTRL_REFCLK1)
50
DGND
2
49
P4LNKSTA#
48
P4FULL(HOME_CRS)
47
P4SPDSTA
R429
R429
*0
*0
46
P4FLCTRL/CPU_Interrupt#
P4FLCTRL_CPUINT#
P4MODE0
45
P4MODE[0](modeset2)
P4MODE1
44
P4MODE[1](modeset3)
43
DVDD18
42
DISDUALMII
DISDUALMII(modeset4)
41
ITEST4(NoRMIICK)
RESET_OUTb
40
RESET#
RESET_OUTb
[13]
39
DGND
RTL8306G-GR
RTL8306G-GR
FB33
FB33
A2.5V
60@100MHz/0805/3A
60@100MHz/0805/3A
A1.8V_RTL
FB32
FB32
A1.8V_RTL
*60@100MHz/0805/3A
*60@100MHz/0805/3A
C534
C534
C535
C535
0.1uF
0.1uF
0.1uF
0.1uF
U53
U53
C537
C537
0.1uF
0.1uF
R448
R448
49.9,1%
49.9,1%
TXOP4
1
12
EPHY_RDP
RD+
RX+
EPHY_RDP
R443
R443
49.9,1%
49.9,1%
TXON4
EPHY_RDN
2
11
RD-
RX-
EPHY_RDN
3
10
RDCT
RXCT
4
9
TDCT
TXCT
C536
C536
0.1uF
0.1uF
R436
R436
49.9,1%
49.9,1%
RXIP4
5
8
EPHY_TDP
EPHY_TDP
TD+
TX+
R437
R437
49.9,1%
49.9,1%
RXIN4
6
7
EPHY_TDN
TD-
TX-
EPHY_TDN
LAN0072-50
LAN0072-50
3
2
2011-Mar-11
1
D3.3V
C514
C514
0.1uF
0.1uF
U46
U46
*24LC04
*24LC04
8
A0
VCC
WP
7
A1
WP
6
SCL_MDC
A2
SCL
5
SDA_MDIO
GND
SDA
1K
1K
1
1K
1K
3
[8,12]
D3.3V
RD30
RD30
*1K
*1K
3
1
PHY2PRXDV
2
RD31
RD31
*1K
*1K
3
1
PHY2PRXD3
2
EN_AUTOXOVER
R433 *1K
R433 *1K
[16]
[16]
R434
R434
*0
*0
D3.3V
[16]
R435
R435
0
0
[16]
ACT0_BCINDROP
R439
R439
10K
10K
R442
R442
*0
*0
LED_ACT0_N
R447
R447
0
0
1
Ethernet Switch
B23
D
C
B
A
0.4
2010-05-14
BUH NAFTA 2k10 v0.4
017G MB 4 ZW
18880_536_101008.eps
101020
Hide quick links:
Advertisement
Table of Contents
