Smb: Hdmi Out - Philips 22HFL5662H/F7 Service Manual

Chassis tpb1.2hu la
Hide thumbs Also See for 22HFL5662H/F7:
Table of Contents

Advertisement

Circuit Diagrams and PWB Layouts

SMB: HDMI Out

HDMI Out
B19
5
D
U41A
U41A
R327
R327
0
0
25
[12]
SIL9134_RESET_N
RESET#
ROUT19
56
[20]
ROUT19
D35
ROUT18
57
[20]
ROUT18
D34
ROUT17
58
[20]
ROUT17
D33
ROUT16
59
[20]
ROUT16
D32
ROUT15
60
[20]
ROUT15
D31
ROUT14
61
[20]
ROUT14
D30
ROUT13
62
[20]
ROUT13
D29
ROUT12
63
[20]
ROUT12
D28
ROUT11
67
[20]
ROUT11
D27
ROUT10
68
[20]
ROUT10
D26
R329
R329
0
0
69
D25
R330
R330
0
0
70
D24
GOUT19
71
[20]
GOUT19
D23
GOUT18
72
[20]
GOUT18
D22
GOUT17
73
[20]
GOUT17
D21
GOUT16
74
[20]
GOUT16
D20
GOUT15
75
[20]
GOUT15
D19
GOUT14
77
[20]
GOUT14
D18
GOUT13
78
[20]
GOUT13
D17
GOUT12
79
[20]
GOUT12
D16
GOUT11
80
[20]
GOUT11
D15
GOUT10
81
[20]
GOUT10
D14
R333
R333
0
0
82
D13
R334
R334
0
0
83
C
D12
BOUT19
84
[20]
BOUT19
D11
BOUT18
85
[20]
BOUT18
D10
BOUT17
86
[20]
BOUT17
D9
BOUT16
90
[20]
BOUT16
D8
BOUT15
91
[20]
BOUT15
D7
BOUT14
92
[20]
BOUT14
D6
BOUT13
93
[20]
BOUT13
D5
BOUT12
94
[20]
BOUT12
D4
BOUT11
95
[20]
BOUT11
D3
BOUT10
96
[20]
BOUT10
D2
R345
R345
0
0
97
D1
R344
R344
0
0
98
D0
DVO_VSYNC_TX
3
[20]
DVO_VSYNC_TX
VSYNC
DVO_HSYNC_TX
2
[20]
DVO_HSYNC_TX
HSYNC
DVO_DE_TX
1
[20]
DVO_DE_TX
DE
DVO_CLK_TX
88
[20]
DVO_CLK_TX
IDCK
4
[11]
SPDIF_OUT
SPDIF
GP22_AUD_FS_CLK
R348
R348
0
0
5
[12]
GP22_AUD_FS_CLK
MCLK
I2S_OUT_CLK
4
5
11
[9]
I2S_OUT_CLK
SCK
I2S_OUT_LR
3
6
10
[9]
I2S_OUT_LR
WS
I2S_OUT_DATA
2
7
[9]
I2S_OUT_DATA
1
8
6
SD3
7
SD2
RN41
RN41
0,8P4R
0,8P4R
8
SD1
9
SD0
RN42
RN42
Sil9134 TQFP-100
Sil9134 TQFP-100
0,8P4R
0,8P4R
B
D1.8V_HDMI
D3.3V
FB28
FB28
60@100MHz/0805/3A
60@100MHz/0805/3A
FB29
FB29
60@100MHz/0805/3A
60@100MHz/0805/3A
FB30
FB30
60@100MHz/0805/3A
60@100MHz/0805/3A
FB31
FB31
60@100MHz/0805/3A
60@100MHz/0805/3A
A
5
TPB1.2HU LA
10.
4
3
RC1
RC2
RC3
C448
C448
C449
C449
C450
C450
D1.8V_HDMI
0.1uF
0.1uF
R322
R322
0.1uF
0.1uF
R323
R323
0.1uF
0.1uF
R324
R324
300,1%
300,1%
300,1%
300,1%
300,1%
300,1%
R326
R326
649,1%
649,1%
27
SWG
EXT_SWG
TX2+
40
TX2+
TX2-
39
TX2-
37
TX1+
TX1+
TX1-
36
TX1-
TX0+
34
TX0+
TX0-
33
TX0-
31
TXC+
30
TXC+
TXC-
TXC-
TX_DSCL
46
DSCL
47
TX_DSDA
DSDA
D5.0V
45
D3.3V
DDCPWR5V
C452
C452
HPD
0.1uF
0.1uF
51
HPD
R588
R588
4.7K
4.7K
24
INT
48
CSCL
49
CSDA
R337
R337
22
22
IRQB2
[12,25]
BSC_M1_SCL
50
R339
R339
22
22
BSC_M1_SCL [15,27]
CI2CA
R338
R338
22
22
BSC_M1_SDA
BSC_M1_SDA [15,27]
CI2CA
R341
R341
*4.7K
*4.7K
D3.3V
52
TMODE
TMODE
R346
R346
R347
R347
4.7K
4.7K
4.7K
4.7K
23
DL3
22
DR3
21
DL2
20
DR2
19
DL1
18
DR1
17
DL0
16
DR0
15
DCLK
D1.8V_HDMI
U41B
U41B
32
55
AVCC18
VPP3318
38
AVCC18
44
AVCC33
26
AGND
29
AGND
28
35
PVCC1
AGND
41
AGND
43
AGND
42
PVCC2
12
CVCC18
64
CVCC18
76
CVCC18
99
CVCC18
13
GND
14
54
IOVCC33
GND
53
65
IOVCC33
GND
66
87
IOVCC33
GND
89
100
IOVCC33
GND
Sil9134 TQFP-100
Sil9134 TQFP-100
4
3
EN 68
2
RC4
C451
C451
0.1uF
0.1uF
R325
R325
300,1%
300,1%
TX2+
2
3
TX2-
LECM2012D-900QT
LECM2012D-900QT
1
4
L22
L22
TX1+
2
3
TX1-
LECM2012D-900QT
LECM2012D-900QT
1
4
L19
L19
TX0+
2
TX0-
1
L20
L20
TXC+
TXC-
D5.0V
D5.0V
R349
R349
R350
R350
*1.8K
*1.8K
*1.8K
*1.8K
R331
R331
R332
R332
1.8K
1.8K
1.8K
1.8K
Q19
Q19
6
1
DSCL_HDMI
D1
S1
DSCL_HDMI
[24]
DSDA_HDMI
DSDA_HDMI
[24]
3
4
D2
S2
*uPA672T
*uPA672T
HPD
HPD
[24]
R340
R340
0
0
R343
R343
R342
R342
0
0
47K
47K
2
2011-Mar-11
1
D
CTX2+
CTX2+
[24]
CTX2-
CTX2-
[24]
CTX1+
CTX1+
[24]
CTX1-
CTX1-
[24]
3
CTX0+
CTX0+
[24]
LECM2012D-900QT
LECM2012D-900QT
CTX0-
4
CTX0-
[24]
2
3
CTXC+
CTXC+
[24]
LECM2012D-900QT
LECM2012D-900QT
1
4
CTXC-
L21
L21
CTXC-
[24]
C
B
A
1
HDMI Out
B19
0.4
2010-05-14
BUH NAFTA 2k10 v0.4
017G MB 4 ZW
18880_532_101008.eps
101008

Advertisement

Table of Contents
loading

Table of Contents