APIX2 ADK Transmitter Board (Rev2) 1.0 Introduction The APIX2 ADK Transmitter board provides a variety of data inputs for digital video, audio and control data processing to demonstrate all main functions of APIX2 INAP375T Transmitter devices. All board functions can be controlled via a software GUI to an on-board microcontroller.
2.0 Functional description 2.1 Video path The APIX2 ADK Transmitter board offers video input from two independent HDMI/DVI sources. Both HDMI/DVI inputs are converted to parallel RGB data (24 Bit color depth). The parallel RGB signals are converted to 3-lane (18Bit) or 4-lane (24Bit) LVDS video streams which are fed directly into the INAP375T transmitter device.
User Manual Figure 2-3: APIX2 ADK Transmitter control path The microcontroller offers two independent I2C busses as well as one SPI bus. The I2S busses manage EDID information and control functions of both HDMI/DVI devices as well as control functions of the audio analog to digital converter.
2.1 V Supply input (optional, if 12V DC/DC is disabled) DCDC_3V9 3.9 V Supply input (optional, if 12V DC/DC is disabled) Signal ground Signal ground Table 3-7: Power supply input for board LDOs UM_INAP375R Revision 1.2_A1 Inova Semiconductors Confidential Page 12 of 37...
AX_SPIS_CS1#__MII_TXD1__SBDW_D1 Table 3-12: APIX data interface2 to extension board Stereo audio line in Signal AD_ADC_RN_2 AD_ADC_RP_2 AD_ADC_LN_2 AD_ADC_LP_2 AD_ADC_RN_1 AD_ADC_RP_1 AD_ADC_LN_1 AD_ADC_LP_1 Table 3-13: APIX data interface2 to extension board UM_INAP375R Revision 1.2_A1 Inova Semiconductors Confidential Page 15 of 37...
Tx / Rx Select for μC (ON = Tx; OFF = Rx) Table 3-15: APIX2 Bootstrap * see user manual of APIX2 Tx for bootstrapping details of APIX2. UM_INAP375R Revision 1.2_A1 Inova Semiconductors Confidential Page 16 of 37...
Pins Status Description 1 - 2 closed Power down LVDS1 or LVDS2 converter 1 - 2 open Disable Power down LVDS1 or LVDS2 converter (default) Table 3-21: μC ISP Mode UM_INAP375R Revision 1.2_A1 Inova Semiconductors Confidential Page 18 of 37...
The μC does not handle the configuration of APIX2 in this case. To avoid any collision on the interface between μC and APIX2, S4.1 is required to be ON! Otherwise the board can be damaged! UM_INAP375R Revision 1.2_A1 Inova Semiconductors Confidential Page 19 of 37...
μC alive (blink 1 sec) LED9 LED10 yellow LED11 yellow μC suspend mode is active (All APIX interface signals high impedance) LED12 yellow USB Tx LED LED13 USB Rx LED Table 4-1: LED Indicators UM_INAP375R Revision 1.2_A1 Inova Semiconductors Confidential Page 20 of 37...
The two integrated PHYs are brought out to two RJ45 connectors. Each can be used to connect another eth- ernet device, whose traffic will be forwarded through the APIX link. Figure 6-1: Ethernet board Top View UM_APIX2_ADK_TX (Rev2) Revision 1.2_A1 Inova Semiconductors Confidential Page 24 of 37...
Ethernet board connector Description Power supply Control signals Data lines Data lines Table 6-2: Interconnect between Ethernet and Master board Dip Switch S1 needs to be set to 00011000 ([8:1]). UM_APIX2_ADK_TX (Rev2) Revision 1.2_A1 Inova Semiconductors Confidential Page 25 of 37...
The following steps illustrate how to hook together TX master board and the Ethernet board. With the Ethernet board Inova semiconductors ships one 20pin cable, one 16 pin cable and two 20pin (white flex cables). Also included are additional bolts acting as stand and distance bolts.
Finally place the main board on top of the Ethernet board, connect the power supply and control connectors and fix it with the 4 screws. Please be careful to avoid bending the flex cables. Figure 6-5: Complete APIX2_ADK with Ethernet board UM_APIX2_ADK_TX (Rev2) Revision 1.2_A1 Inova Semiconductors Confidential Page 27 of 37...
Dip Switch S1 needs be configured to 1100 ([4:1]) for correct operation. 6.2.2.2 Bottom view All headers for the direct pin access are placed at the bottom of the board. UM_APIX2_ADK_TX (Rev2) Revision 1.2_A1 Inova Semiconductors Confidential Page 29 of 37...
Please also refer to Section 6.2.1 in case the video interface is brought to the IO Extender board (X1, X3, X5) Figure 6-7: Flex cables with connecting side up UM_APIX2_ADK_TX (Rev2) Revision 1.2_A1 Inova Semiconductors Confidential Page 32 of 37...
The following table assumes a transmitter and receiver device, correctly configured to transmit video over the ADK. Please refer to [1] - APICO User Manual, Inova Semiconductors GmbH or [3] - INAP375T/R Usermanual, Inova Semiconductors GmbH for further information regarding configuration.
Figure 7-9: Schematic diagram for the connections to PWR DOWN pin on ADK INAP 375T Figure 7-10: Locations of SJ1 and SJ2 jumper connections on the ADK board (bottom view) UM_APIX2_ADK_TX (Rev2) Revision 1.2_A1 Inova Semiconductors Confidential Page 35 of 37...
User Manual 8.0 Ordering information The APIX2 ADK Transmitter board can be ordered via the order code below. Ordering Code Description APIX2_ADK_TX APIX2 ADK Transmitter Demonstration Board with HSD Connector APIX2_ADK_TX_EXT APIX2 ADK IO Extender Board APIX2_ADK_ETH APIX2 ADK Ethernet Extender Board...
Page 37
Inova Semiconductors GmbH assumes no obligation to correct any errors contained herein or to advise any user of this text of any cor- rection if such be made.
Need help?
Do you have a question about the APIX2 ADK and is the answer not in the manual?
Questions and answers