Evr Int Schematic Diagram; Av Jack Schematic Diagram - Panasonic NV-MD9000EN Service Manual

Digital video camera / recorder
Hide thumbs Also See for NV-MD9000EN:
Table of Contents

Advertisement

NV-MD9000EN

11.17. EVR INT SCHEMATIC DIAGRAM

(EVR INT C.B.A.)
TO
EVR
PP6852
REG A5V
1
MON E R OUT
2
E
MON E G OUT
3
MON E B OUT
4
MON E PLL
5
MON M RB OUT
6
MON M G OUT
7
8
MON M PLL
9
CN
H
10
UARTI
11
UARTO
12
MON M VCOM
13
14
D W0
15
D W1
16
PWR RST
PWR RST
17
CAM VD
18
EVR SBO
D
EVR SBO
19
EVR SBI
EVR SBI
20
EVR SBT
EVR SBT
21
CAM A GND
22
V OUT
23
CAM TST
24
TEST
L
25
HID1
26
ENVELOPE
27
SPA
28
ATF I
29
D GND
30
C
B
A
NOTE:
DO NOT USE ANY PART NUMBER SHOWN ON THIS SCHEMATIC
DIAGRAM FOR ORDERING.WHEN YOU ORDER A PART,PLEASE
REFER TO PARTS LIST.
1
2
TO
MAIN CONNECTION
PP6851
1
MON E R OUT
2
MON E G OUT
3
MON E B OUT
4
MON E PLL
5
6
7
MON M RB OUT
8
9
MON M G OUT
10
HID1
11
ENVELOPE
12
RF GND
13
14
SPA
15
ATF I
16
17
D GND
18
19
20
21
22
23
24
25
CAM A GND
26
V OUT
27
CAM 5V
28
29
30
31
32
33
CAM TST
34
35
36
CAM VD
37
EVR SBO
38
EVR SBI
39
EVR SBT
40
CN
H
41
D W0
42
43
UARTI
44
UARTO
45
PWR RST
46
TEST
L
47
48
49
50
51
52
53
54
MON M PLL
55
MON M VCOM
56
57
58
59
D W1
60
NV-MD9000EN
EVR INT SCHEMATIC DIAGRAM
3
4

11.18. AV JACK SCHEMATIC DIAGRAM

(AV JACK C.B.A.)
2
3
HEAD
D
PHONE
JK4511
K2HC103B0143
8
C4511
C4513
0.1
0.01
9
1
8
C4507
4700P
C
7
6
C4508
4700P
AV IN/OUT
5
PHONE
JK4502
K2HA306B0067
2
4
C4504
D4504
0.1
B0BC6R100014
3
B
1
S-VIDEO
IN/OUT
3
4
JK4501
K2HZ106B0005
1
2
C4501
D4501
B0BC6R100014
0.1
A
TO
FRAME GND
1
2
38
:VIDEO MAIN SIGNAL PATH
:AUDIO MAIN SIGNAL PATH
TO
MOTHER CONNECTION
LB4513 VLF1144A102
P4501
1
2
LB4512 VLF1144A102
3
4
5
LB4511 VLF1144A102
6
7
8
C4512
D4511
9
0.01
B0BC6R100014
10
11
12
13
14
15
LB4503 VLF1144A102
LB4502 VLF1144A102
LB4501 VLF1144A102
R4504 1K
LB4504 J0JBC0000034
LB4505 J0JBC0000034
R4503 1K
VZ4502
VZ4501
D4ED12710002
D4ED12710002
NOTE:
DO NOT USE ANY PART NUMBER SHOWN ON THIS SCHEMATIC
NV-MD9000EN
DIAGRAM FOR ORDERING.WHEN YOU ORDER A PART,PLEASE
REFER TO PARTS LIST.
AV JACK SCHEMATIC DIAGRAM
3
4
HP L
A GND
HP R
HP IN
L
R/GND
A GND
L/HP L
D GND
V S I/O
PLUG IN
H
D GND
S C I/O
D GND
S Y I/O
S PLUG
L
5

Advertisement

Table of Contents
loading

Table of Contents