Cavli Wireless C31SS Hardware Manual

Lte cat m1/nb-iot smart module

Advertisement

Quick Links

Cavli C31SS
LTE CAT M1/NB-IoT
Smart Module
Hardware Manual
Release Version 1.4
Copyright © 2019 by Cavli Wireless Inc.
All rights reserved. All document materials, including, without limitation, the logos, design, text, graphics, other files and the selection and
arrangement are copyrighted as otherwise noted on the linked page. No part of this publication may be reproduced, distributed, or transmitted
in any form or by any means, including photocopying, recording, or other electronic or mechanical methods, without the prior written
permission of the publisher, except in the case of brief quotations embodied in critical reviews and certain other noncommercial uses permitted
by copyright law. For permission requests, are allowed only for company with registered customer ID within Cavli Wireless. Write to
sales@cavliwireless.com
for registering the company.
Cavli Wireless Inc.
177 Park Avenue
San Jose, California, USA 95113
www.cavliwireless.com
Designed in USA

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the C31SS and is the answer not in the manual?

Questions and answers

Summary of Contents for Cavli Wireless C31SS

  • Page 1 For permission requests, are allowed only for company with registered customer ID within Cavli Wireless. Write to sales@cavliwireless.com...
  • Page 2 Update records Version Date Author Description V1.01 2019/7/5 Initial Document...
  • Page 3: Table Of Contents

    2.3 Module function block diagram 2.4 Module working mode Chapter 3. Interface application description 3.1 A summary of this chapter 3.2 Module interface 3.2.1 C31SS pins distribution diagram 3.2.2 Module pins description 3.3 Power interface 3.4 VDD_EXT 1V8 voltage output 3.5 Switchgear reset mode 3.5.1 Turn on the module...
  • Page 4 3.9 USIM interface 3.9.1 USIM card reference circuit 3.9.2 SIM_DECT hot plug reference design 3.10 SPI interface 3.11 Network indicator interface 3.12 General GPIO interface Chapter 4. RF overall technical index 4.1 Summary 4.2 Main antenna and Auxiliary Antenna 4.3 Route guidance of radio frequency signal line 4.4 Radiofrequency connector 4.5 Working frequency 4.6 RF Output power...
  • Page 5 2.3 Module function block diagram 2.4 Module working mode Chapter 3. Interface application description 3.1 A summary of this chapter 3.2 Module interface 3.2.1 C31SS pins distribution diagram 3.2.2 Module pins description 3.3 Power interface 3.4 VDD_EXT 1V8 voltage output 3.5 Switchgear reset mode 3.5.1 Turn on the module...
  • Page 6 3.6.1 Signals 3.7 UART interface 3.7.1 Serial port application circuit 3.8 Wakeup Interface 3.9 USIM interface 3.9.1 USIM card reference circuit 3.9.2 SIM_DECT hot plug reference design 3.10 SPI interface 3.11 Network indicator interface 3.12 General GPIO interface Chapter 4. RF overall technical index 4.1 Summary 4.2 Main antenna and Auxiliary Antenna 4.3 Route guidance of radio frequency signal line...
  • Page 7 2.1 A brief introduction to the module 2.2 Main performance 2.3 Module function block diagram 2.4 Module working mode Chapter 3. Interface application description 3.1 A summary of this chapter 3.2 Module interface 3.2.1 C31SS pins distribution diagram 3.2.2 Module pins description...
  • Page 8 3.3 Power interface 3.4 VDD_EXT 1V8 voltage output 3.5 Switchgear reset mode 3.5.1 Turn on the module 3.5.2 Starting time sequence 3.5.3 Power enable control 3.6 Signals related to Low Power Mode 3.6.1 Signals 3.7 UART interface 3.7.1 Serial port application circuit 3.8 Wakeup Interface 3.9 USIM interface 3.9.1 USIM card reference circuit...
  • Page 9 4.7 RF Sensitivity Chapter 5. Electrical characteristics of interface 5.1 Summary 5.2 Module IO level 5.3 Electrostatic characteristics 5.4 Electrical maximum rating for C100SS/C10SS 5.5 Auxiliary ADC Specification Chapter 6 Reference Circuit Chapter 7. Structure and mechanical properties 7.1 Summary 7.2 Appearance Chapter 8.
  • Page 10: Chapter 1. Introduction

    LGA with 138 pins, and the structure size of the module is 21.35mm*20.25mm*1.79mm. Support the following frequency bands: • Supported LTE Bands: B1/B2/B3/B4/B12/B13/B18/B19/B28/B66/B71 This module uses low power technology. The C31SS module can be used in the following applications: ● Vehicle equipment ●...
  • Page 11: Main Performance

    Cavli Wireless C31SS Hardware Manual "*" indicates that it is being developed. 2.2 Main performance Table 2-1 key features Characteristic Describe Physical 21.35mm*20.25mm*1.79mm characteristics Working voltage 3.15V - 5.5V Typical voltage 3.3V • JTAG • I2C(Recerved) • SPI General interfaces •...
  • Page 12: Module Function Block Diagram

    Cavli Wireless C31SS Hardware Manual 2.3 Module function block diagram Cavli C31SS module includes Cat-M1 baseband, a complete dual band RF front end, memory and required circuitry to meet 3GPP E-UTRA (Long Term Evolution - LTE, Release 13 set of specifications) and Verizon Wireless LTE Cat-M1 UE specifications.
  • Page 13: Module Working Mode

    Chapter 3. Interface application description 3.1 A summary of this chapter The C31SS module has 138 pins, including the following unit interface functions. The functions of each unit interface will be explained in detail in the following chapters. ✧ Power supply interface ✧...
  • Page 14: Module Interface

    3.2 Module interface 3.2.1 C31SS pins distribution diagram C31SS pins are assigned as follows: Figure 3-1 C31SS pins distribution diagram (BOTTOM VIEW) The IO port electric level of the module is 1.8V (SIM card port electric level supports 1.8V and 3.0V).
  • Page 15: Module Pins Description

    Cavli Wireless C31SS Hardware Manual 3.2.2 Module pins description The definition of the module interface pins is described as follows: Table 3-1 pins parameter abbreviations Sign indicator Describe Input or output Power input Power output Analog input Analog output Digital input...
  • Page 16 Cavli Wireless C31SS Hardware Manual MODULE_ON_IN Module “ON” GPIO_19 Indicator. This signal shall be HWID1 GPIO_27 pull-up. HSIC_DATA In/Out This signal shall be HWID2 GPIO_28 pull-up. HSIC_STROBE SIM_RSTN USB_D+ In/Out SIM_CLK USB_D- In/Out SIM_DETECT = 1 signals that a card present.
  • Page 17 Cavli Wireless C31SS Hardware Manual RFDATA_18 RFDATA_19 Connect, reserved RESET_N JTAG_TDO JTAG_TRSTN JTAG_TMS JTAG_TDI JTAG_TCK ANT0 In / Out Main antenna UART0_SOUT GPIO_35 AUX_ADC UART0_SIN GPIO_34 SPI_SDI GPIO_44 SPI_CS_N_1 GPIO_47 SPI_CLK GPIO_43 SPI_SDO GPIO_45 UART2_CTS GPIO_6 UART2_RTS GPIO_7 UART2_SIN GPIO_4...
  • Page 18 Cavli Wireless C31SS Hardware Manual UART3_CTS GPIO_16 SQN3221_GPIO_ In / Out SQN3221_GPIO_ In / Out SQN3221_GPIO_ In / Out SQN3221_GPIO_ In / Out SQN3221_GPIO_ In / Out SQN3221_GPIO_ In / Out SQN3221_GPIO_ In / Out SQN3221_GPIO_ In / Out SQN3221_GPIO_...
  • Page 19 Cavli Wireless C31SS Hardware Manual page SAR_DETECT GPIO_42 In / Out MODULE_PWR_ Characteristics VDD_PWR_EN VBAT1 VBAT1 1,20 22,24 26,28 30,31 32,33 34,42 43,45 pads shall 46,53 55,62 connected 63,64 to the same 65,66 copper. 68,69 70,71 72,73 74,86 T1,T2, T3,T4,...
  • Page 20: Power Interface

    VBAT pin and placed near the VBAT pin. 3.4 VDD_EXT 1V8 voltage output After the C31SS module is opened normally, the twenty-sixth pins will output voltage 1.8V, the current load is maximum 50mA, and the external master control can read the...
  • Page 21: Switchgear Reset Mode

    Figure 3-3 VDD_EXT power output sequence diagram. 3.5 Switchgear reset mode 3.5.1 Turn on the module C31SS module VBAT power on automatically boot, users can query the level of VDD_EXT pin to determine whether the module boot. 3.5.2 Starting time sequence...
  • Page 22: Power Enable Control

    Cavli Wireless C31SS Hardware Manual 3.5.3 Power enable control The C31SS module PIN47 signal is the RESET_N pin. The application terminal detects the module anomaly, and the software does not respond, the pin can be pulled down by 100-450ms to reset the module, and the external pull 10K resistance to VDD_EXT.
  • Page 23: Signals Related To Low Power Mode

    For pads where, at the time of low-power mode, the signal may or may not be driven by an external device: Configure C31SS to enable the internal pull-up/pull-down on the pad to guarantee that it will not be floating during low-power mode.
  • Page 24: Uart Interface

    3.7 UART interface The C31SS module provides three sets of UART interfaces. The main serial port, debugging serial port and auxiliary serial port, serial port level is 1.8V. The module is the...
  • Page 25: Serial Port Application Circuit

    Cavli Wireless C31SS Hardware Manual Parameter Minimum Maximum Unit 0.3*VDD_EXT 0.7*VDD_EXT VDD_EXT 0.1*VDD_EXT 0.9*VDD_EXT VDD_EXT 3.7.1 Serial port application circuit When users want to use the full function serial port, you can refer to the following connection mode. Module Host...
  • Page 26: Wakeup Interface

    TXB0104 Figure 3-10 UART level conversion circuit 3.8 Wakeup Interface C31SS module supports serial sleep hiking function, WAKEUP pin can be used as an interrupt to wake up the host. Please refer the reference circuit. 3.9 USIM interface The C31SS module provides a USIM card interface compatible with the ISO 7816-3 standard.
  • Page 27: Usim Card Reference Circuit

    Cavli Wireless C31SS Hardware Manual 3.9.1 USIM card reference circuit The C31SS module does not own USIM card slot. When users are using it, they need to design USIM card slot on their own interface board. The USIM card interface reference circuit is as follows:...
  • Page 28: Sim_Dect Hot Plug Reference Design

    The SIM_DECT pin is used as an input detection pin to determine whether the USIM card is inserted or not. The SIM_DECT pin is defaults to the high level. Hot plug can be turned on or off by AT Command, which is turned off by default (see the C31SS AT instruction set for details).
  • Page 29: Spi Interface

    Cavli Wireless C31SS Hardware Manual 3.10 SPI interface The C31SS module provides a set of SPI interfaces with an interface voltage of 1.8V. Table 3-11 SPI signal definition Pin name Remarks SPI_SDI 1.8V voltage domain SPI_CS_N_1 Out 1.8V voltage domain SPI_CLK 1.8V voltage domain...
  • Page 30: General Gpio Interface

    LED lamp parameters. 3.12 General GPIO interface The C31SS module provides 45 GPIO. Some of these GPIO can be reused as a variety of functions. The specific usage can be consulted by the module provider. Refer the pin description.
  • Page 31: Main Antenna And Auxiliary Antenna

    Main antenna impedance The 53rd pin of the C31SS module is the main antenna interface. In order to facilitate the antenna debugging, it is necessary to add the matching circuit on the main board and take the 50 European impedance line. The recommended circuit is as follows: Figure 4-1 main antenna matching circuit diagram The RF antenna of the C31SS module are led by weld plate.
  • Page 32: Route Guidance Of Radio Frequency Signal Line

    Cavli Wireless C31SS Hardware Manual ✧ The impedance line of the antenna needs to be ground in three dimensions, and more holes are added on both sides of the line. ✧ The loss of antenna line should be less than 0.3dB, so PCB line should be kept as short as possible.
  • Page 33: Radiofrequency Connector

    Cavli Wireless C31SS Hardware Manual Figure 4-3 complete structure of strip line 4.4 Radiofrequency connector In the design process, if the RF connector is required, the antenna connector must use a 50 ohm characteristic impedance coaxial connector, and the Hirose U.FL-R-SMT connector is recommended.
  • Page 34: Working Frequency

    Cavli Wireless C31SS Hardware Manual Figure 4-6 antenna connector plug diagram Table 4-2 RF connector main parameters Rated condition Environment condition DC to 6GHZ –40°C to +85°C frequency range 50 Ω –40°C to +85°C characteristic impedance 4.5 Working frequency Table 4-3 radiofrequency frequency meter...
  • Page 35: Rf Output Power

    Cavli Wireless C31SS Hardware Manual 703MHz – 748MHz 758MHz – 803MHz Half duplex 1710 MHz – 1780 MHz 2110 MHz – 2200 MHz Half duplex 663 MHz – 698 MHz 617 MHz – 652 MHz Half duplex 4.6 RF Output power...
  • Page 36: Chapter 5. Electrical Characteristics Of Interface

    Cavli Wireless C31SS Hardware Manual 743500 5155 -104 Band 4 2112500 1975 -102 2132500 2175 -102 2152500 2375 -102 Band 2 1932500 -102 1960000 -102 1987500 1175 -102 Chapter 5. Electrical characteristics of interface 5.1 Summary  Extreme work  IO level ...
  • Page 37: Electrostatic Characteristics

    Cavli Wireless C31SS Hardware Manual Table 5-2 DC Characteristics for Digital IOs, Voltage 1.8 V - DDR IO Pins (BIDIR_DDR Type) Parameter Description Minimum Maximum 0.3 * VDD_EXT -0.3 Input Low Voltage 0.7 * VDD_EXT VDD_EXT + 0.3 Input High Voltage 0.1 * VDD_EXT...
  • Page 38: Electrical Maximum Rating For C100Ss/C10Ss

    Cavli Wireless C31SS Hardware Manual VCC2_PA 3.3 V 3.4 V 4.42 V 5.4 Electrical maximum rating for C100SS/C10SS Table 5-4 C100SS/C10SS Electrical maximum rating Description Direction Minimum Typical Maximum VBAT1 3.135 V 5.5 V VCC1_PA 3.0 V 3.8 V 5.5 V VCC2_PA 0.6 V...
  • Page 39 Cavli Wireless C31SS Hardware Manual AUX_ADC input resistance Note: Spec is valid in all conditions AUX_ADC input whether kOhm resistance AUX_ADC used or not, also includes SHUT mode with 3V supply removed...
  • Page 40: Chapter 6 Reference Circuit

    Cavli Wireless C31SS Hardware Manual Chapter 6 Reference Circuit...
  • Page 41: Chapter 7. Structure And Mechanical Properties

    Cavli Wireless C31SS Hardware Manual Chapter 7. Structure and mechanical properties 7.1 Summary ✧ Outward appearance ✧ Mechanical dimension of module 7.2 Appearance The C31SS module is PCBA with a single layout. The module appearance is as follows: Nominal Mark Minimum (mm) Maximum (mm) (mm) 21.25...
  • Page 42 Cavli Wireless C31SS Hardware Manual Figure 6-3 C31SS module bottom view (unit MM) Mark Dimension and tolerance (mm) 21.35 ± 0.1 20.25 ± 0.1 12 ± 1.0 4.125 ± 0.5 10.8 ± 1.0 4.725 ± 0.5 0.6 ± 0.05 1.2 ± 0.1...
  • Page 43 Cavli Wireless C31SS Hardware Manual 0.6 ± 0.05 0.9 ± 0.1 0.325 ± 0.05 0.6 ± 0.05 19.2 ± 0.2 18 ± 0.2 1.075 ± 0.1 1.675 ± 0.15 6.125 ± 0.5 6.8 ± 0.5 1.2 ± 0.01 0.5 ± 0.05 0.5 ±...
  • Page 44 Cavli Wireless C31SS Hardware Manual 8.2 Module packaging and storage C100SS/C10SS module is packed in tray and packed in vacuum sealed bag. It is shipped in the form of vacuum sealed bag with 10PCS as a disk and 100PCS as a package.
  • Page 45 Cavli Wireless C31SS Hardware Manual Internet Protocol Large Grid Array Long Term Evolution, or 4G. Standard is developed by the 3GPP www.3gpp.org. Machine Model (ESD) Network Access Server OMADM Open Mobile Alliance Device Management Physical Layer Quantity Resource Block Radio Frequency...

Table of Contents