Principle Of Operation - Pentek Cobalt 78661 Installation Manual

4-channel 200 mhz a/d, with four digital down-converters, pcie board
Table of Contents

Advertisement

Pentek Model 78661 Installation Manual
1.5

Principle of Operation

The Model 78661 consists of one Pentek Model 71661 XMC module mounted on a Pen−
tek Model 7806 XMC PCI Express carrier, assembled and tested as a single board. It is
ready to plug into computer boards with PCI Express (PCIe
The 71661 XMC is a Pentek−supplied FPGA IP Core installed in a Pentek Model 71660
XMC module. This FPGA Core includes of four multiband Digital Downconverters
(DDCs) with a beamformer. Multiple 71661 modules may be linked together over an
Aurora gigabit serial link to perform beamforming of up to 256 input channels.
The 71661 XMC features a Xilinx Virtex−6 FPGA for signal interfaces and processing.
The FPGA is pre−configured with a four−channel digital down−converter IP core. The
FPGA also provides board interfaces including PCIe and XMC. Custom I/O connec−
tions are provided to the FPGA through the optional PMC P14 connector (Option 104).
Aurora gigabit serial interfaces are implemented through the XMC P16 connector.
The 71661 XMC includes four 200−MHz, 16−bit A/D converters, which provide data to
the FPGA. The A/D converters provide data to the FPGA, where the data is processed
by the downconverter cores.
The 71661 XMC includes up to 32 MBytes of QDRII+ SRAM, or 2 GBytes of DDR3
SDRAM. This memory is controlled by the FPGA and is organized as two or four
banks, depending on the 71661 options ordered. Separate banks (separate address and
data per bank) allow simultaneous access to all banks. This memory can be used as
data capture, as buffer memory when transferring data between board resources or to
off−board resources, or as a memory resource for custom FPGA applications.
The 71661 XMC includes an onboard VCXO and a programmable clock synthesizer for
clocking, but can also accept external clocks through front panel connectors. The 71661
is equipped with an LVPECL front panel clock and sync bus that can synchronize up to
four modules with built−in master/termination functions.
The 7806 Carrier provides one x8 full−duplex serial port, allowing high−speed 71661
data transfer to and from the PCIe bus using the XMC P15 connector. An XMC P16
connector provides two x4 Gigabit Serial I/O ports to support the Aurora interface.
Two Serial I/O connectors (SER I/O A and B) provide access to these x4 gigabit serial
paths. An optional PMC P14 connector on the carrier provides a data path to a GPIO
connector (for Option 104).
Page 7
®
) bus slots.
Rev.: 1.7

Advertisement

Table of Contents
loading

Table of Contents