Philips Picasso 32PFL3805D/78 Service Manual page 38

Hide thumbs Also See for Picasso 32PFL3805D/78:
Table of Contents

Advertisement

EN 38
8.
LC9.3L LA
8.3
Diagram B06
SSB 313912364811: HDMI &
Block diagram
Pinning information
2010-Jul-01
IC Data Sheets
Multiplexer, Type ADV3002 (IC7900), HDMI MUX
SEL[1:0] TX_EN
SERIAL
I2C_SDA
CONFIG
I2C_SCL
INTERFACE
2
I2C_ADDR[1:0]
AVCC
LOS
+
4
IN_x_CLK+
4
IN_x_CLK–
+
IN_x_DATA2+
4
IN_x_DATA2–
+
4
IN_x_DATA1+
4
IN_x_DATA1–
+
4
IN_x_DATA0+
4
IN_x_DATA0–
TMDS
AVCC
2
DDC_xxx_A
2
DDC_xxx_B
2
DDC_xxx_C
2
DDC_xxx_D
CEC_IN
DDC/CEC
EDID
P5V_A
P5V_B
P5V_C
P5V_D
EDID EEPROM INTERFACE
HPD_A
HPD_B
HPD_C
HPD_D
80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61
IN_B_CLK–
1
PIN 1
IN_B_CLK+
2
HPD_B
3
IN_B_DATA0–
4
IN_B_DATA0+
5
HPD_A
6
IN_B_DATA1–
7
IN_B_DATA1+
8
AVCC
9
IN_B_DATA2–
10
IN_B_DATA2+
11
SEL0
12
IN_A_CLK–
13
IN_A_CLK+
14
SEL1
15
IN_A_DATA0–
16
IN_A_DATA0+
17
AVCC
18
IN_A_DATA1–
19
IN_A_DATA1+
20
21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
Figure 8-3 Internal block diagram and pin configuration
RESETB
ADV3002
PARALLEL
AVCC
AVEE
CONTROL
LOGIC
AVCC
+
OUT_CLK+
OUT_CLK–
+
OUT_DATA2+
OUT_DATA2–
SWITCH
+
OUT_DATA1+
CORE
EQ
OUT_DATA1–
+
OUT_DATA0+
OUT_DATA0–
AVCC
2
SWITCH
DDC_SCL_COM,
CORE
DDC_SDA_COM
3.3V
3.3V
CEC_OUT
BIDIRECTIONAL
EDID_ENABLE
REPLICATOR
2
CONTROL
EDID_SCL,
EDID_SDA
5V
AMUXVCC
COMBINER
HPD
CONTROL
HOT PLUG DETECT
60
59
58
57
56
55
54
ADV3002
53
TOP VIEW
(Not to Scale)
52
51
50
49
48
47
46
45
44
43
42
41
IN_C_DATA2+
IN_C_DATA2–
HPD_C
IN_C_DATA1+
IN_C_DATA1–
HPD_D
IN_C_DATA0+
IN_C_DATA0–
AVCC
IN_C_CLK+
IN_C_CLK–
I2C_ADDR0
IN_D_DATA2+
IN_D_DATA2–
AVEE
IN_D_DATA1+
IN_D_DATA1–
AVCC
IN_D_DATA0+
IN_D_DATA0–
18700_301_090828.eps
100326

Advertisement

Table of Contents
loading

Table of Contents