Aiwa CSD-ED79 Service Manual page 19

IC, LC78622ED
Pin No. Pin Name
1 DEFI
2 TAI
3 PDO
4 VVSS
5 ISET
6 VVDD
7 FR
8 VSS
9 EFMO
10 EFMIN
11 T2
12 CLV+
13 CLV–
14 V/P
15 HFL
16 TES
17 TOFF
18 TGL
19 JP+
20 JP–
21 PCK
22 FSEQ
23 VDD
24 SL+
25 SL–
26 NC
27 PU IN
28 NC
29 EMPH
30 C2F
31 DOUT
32 T3
33 T4
34 NC
35 MUTEL
36 LVDD
37 LCHO
All manuals and user guides at all-guides.com
I/O
I Defect detection signal (DEF) input terminal.
I A pull-down resistor is built in. (Connected to 0V)
O External VCO control phase comparator output.
– Connected to internal VCO of PLL. (Connected to 0V)
I PDO output current adjustment resistor connection.
– Voltage terminal for internal VCO of PLL.
I VCO frequency range adjustment.
– Digital system ground. (Connected to 0V)
O EFM signal output pin.
I EFM signal input pin.
I Test pin. (Connected to 0V)
O Disc motor control output.
Rough servo/phase control automatic switching monitor output.
O
Rough servo at "H". Phase control at "L".
I Track detection signal input.
I Tracking error signal input.
O Tracking off output.
O Tracking gain switching output.
O Track jump output.
O EFM data playback monitor. Outputs 4.3218MHz when the phase is locked. (Not used)
Synchronization signal detection output. Outputs a "H" level when the synchronization
O signal detected from EFM signal and internally generated synchronization signal
range.(Not used)
– Digital system power supply.
O Serial data command sled signal output terminal from microprocessor.
– Not used.
I CD pickup inside limit switch. (Not used)
– Not used.
De-emphasis monitor pin. A "H" level indicates playback of a de-emphasis disc.
O
(Not used)
O C2 flag output. (Not used)
O Digital output (EIAJ format). (Not used)
I Test input. (Connected to 0V)
I Test input. (Connected to 0V)
– Not used.
O Left channel mute output. (Not used)
– Left channel power supply.
O Left channel output.
Description
27