Cisco 7000 Series Hardware Installation And Maintenance page 177

Hide thumbs Also See for 7000 Series:
Table of Contents

Advertisement

and
Configuring
Installing
Note
need
descriptions
manuals
Clock
Timing
Configuring
To
use an
speed
section
necessary
Setting the
DCE
All
FSIP The
own
signal
cable
followed
in interface
7000
interface
clockrate
AZ
Following
1200
1000000
Speeds
interfaces
interface
The FSIP
Each
Product
bandwidth
2Mbps
at
result
comprises
comprise
processed
rates
Inverting
Systems
Slight variances
to shift
configuration
shifting
7000
Hardware
5-32
Cisco
Processor Modules
This
section contains
brief descriptions
when
or
changing
installing
and
refer
instructions
Signals
DCE
FSIP
interface
port
as
command
with
the clockrate
how
describes
use software
to
how
invert the clock
to
Clock Rate
noninverted
interfaces
require
default
on
operation
an
TxC
and
clock
send
signal
DCE
FSIP port When
the
to
and
the port
the
to
rate
specify
the bits-per-second
by
3/0
slot
processor
configure
terminal
aerial
3/0
2000000
are acceptable
clockrate
2400 4800 9600
19200
4000000
1300000
2000000
64000
above
64 kbps
are not appropriate
Note
the
that
faster
speeds
DCE
DTE
from
use the
to
full
ports support
duplex
module see
the section
four-port
controlled
Overview
is
Mbps
For example
of
one
or configure
port
maximum
bandwidth
is
aggregate
and
through
ports
and
through
ports
and
the types of external
Clock
the
Signal
use long cables
that
may
cable
in
length
out of
the clock
phase
Inverting
command
inverts the
with
of the data
respect
and
Maintenance
Installation
and examples
the configuration
of
serial
the related
software
documentation
to
DCE
you must
connect
You
must
also
the clock
set
commands
the clock
to
set
between
correct
to
phase
shift
internal transmit
clock
DCE
FSIP
interface
for
is
DTE
The remote
the
remote
to
it
DCE
interfaces
using
of the
clock
with the clockrate
internal
value
In the following
example
defined
clockrate
as
having
is
settings
38400 56000 64000 72000
for
EIAITIA-232
work
if
might
not
your
command
no
clockrate
DS-l
1.544
operation
at
Fast
Serial Interface
MC68040
by
dedicated
can
each
configure
you
and
leave
to
at
Mbps
operate
of
Mbps
on
four-port
16
Mbps
on
an
eight-port
The
type of
electrical
through
DSUs
data
service
units
experience
high
error
rates
and
other
temperature
factors
can
often
correct
this
DCE
TxC
clock
signal for
clock
the
to
commands
of
software
that
For
interface
complete
ports
on UniverCD
and
cable
set
port adapter
perform
loopback
rate to
DCE
and
on
rate
port
clock
and
the data
signals
which
signal
generated
is
DCE
FSIP
the
device
to
DTE
device
returns the clock
DCE-mode
you must
connect
configuration
interface
the top
serial
Mbps
of
500000 800000
125000
148000
EIAITIA-449
use
cable
too
If
you change
long
is
remove
the clock
rate
to
Mbps
and
Mbps
E-l
2.048
FSIP
the chapter
Processor
in
and
can
an aggregate
support
processor
module
on
of the four ports
three ports idle
the remaining
one module
FSIP
which
has
FSIP
two modules
which
has
amount
the
interface
connected
the ports
to
affect
when
the higher
at
operating
and
the data
clock
can
cause
The
invert-transmit-clock
shift
interfaces
This
prevents
may
you
command
or printed
the clock
test This
if
the
by
generate
its
adapter
command
FSIP
on
an
on
faster
an
speeds
to
operate
The
that
that
of
traffic
actual
speeds
signals
phase

Advertisement

Table of Contents
loading

Table of Contents