Download Print this page

Sony BKP-5090 Installation And Maintenance Manual page 95

Camera upgrade board

Advertisement

74LCX541MTCX (NS)
C-MOS BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS
—TOP VIEW—
G2
Y1
Y2
Y3
Y4
Y5
Y6
Y7
20
19
18
17
16
15
14
13
12
V
DD
1
2
3
4
5
6
7
8
9
G1
A1
A2
A3
A4
A5
A6
A7
A8
G1
G2
A
Y
A
Y
0
0
0
0
G1
0
G2
0
0
1
1
1
1
x
x
HI-Z
x
x
1
x
HI-Z
HI-Z
74VHC04MTCX (NS)FLAT PACKAGE
SN74HCT04APW-E05 (TI)FLAT PACKAGE
C-MOS HEX INVERTERS
—TOP VIEW—
14
13
12
11
10
9
8
V
DD
GND
1
2
3
4
5
6
7
74VHC138MTCX (NS)FLAT PACKAGE
TC74VHC138FT(EL) (TOSHIBA)FLAT PACKAGE
C-MOS 3-TO-8 LINE DECODER/DEMULTIPLEXER
—TOP VIEW—
A
1
V
16
IN
DD
Y0
B
2
15
IN
OUT
Y1
C
IN
3
14
OUT
EN1
Y2
IN
4
13
OUT
EN2
Y3
5
12
IN
OUT
Y4
EN3
6
11
IN
OUT
Y7
Y5
OUT
7
10
OUT
Y6
8
GND
9
OUT
BKP-5090
Y8
11
2
18
A1
Y1
3
17
A2
Y2
16
4
Y3
A3
5
15
A4
Y4
6
14
A5
Y5
7
13
A6
Y6
8
12
A7
Y7
GND
11
9
Y8
A8
10
G1
G2
1
19
: LOW LEVEL
: HIGH LEVEL
: DON'T CARE
: HIGH IMPEDANCE
A
Y =
A
Y
A
Y =
A
Y
0
1
1
0
0 : LOW LEVEL
1 : HIGH LEVEL
1
15
A
Y0
2
14
B
Y1
3
13
C
Y2
12
Y3
11
Y4
4
EN1
10
Y5
5
9
EN2
EN
Y6
7
6
EN3
Y7
INPUTS
OUTPUTS
EN
C
B
A
Y7
Y6
Y5
Y4
Y3
Y2
Y1
Y0
0
x
x
x
1
1
1
1
1
1
1
1
1
0
0
0
1
1
1
1
1
1
1
0
1
0
0
1
1
1
1
1
1
1
0
1
1
0
1
0
1
1
1
1
1
0
1
1
1
0
1
1
1
1
1
1
0
1
1
1
1
1
0
0
1
1
1
0
1
1
1
1
1
1
0
1
1
1
0
1
1
1
1
1
1
1
1
0
1
0
1
1
1
1
1
1
1
1
1
1
0
1
1
1
1
1
1
1
EN1
EN2
EN =
• EN3
0
: LOW LEVEL
1
: HIGH LEVEL
x
: DON'T CARE
74VHC74MTCX (NS)FLAT PACKAGE
TC74VHC74FT(EL) (TOSHIBA)FLAT PACKAGE
C-MOS DUAL D-TYPE FLIP-FLOPS WITH DIRECT SET/RESET
—TOP VIEW—
14
13
12
11
10
9
8
V
DD
Q
Q
S
D
R
D
D
Q
Q
S
R
D
D
D
GND
1
2
3
4
5
6
7
4
10
S
2
D
5
12
S
9
D
D
Q
D
Q
3
11
6
8
Q
Q
R
D
R
D
1
13
ADS805E-T2 (BURR-BROWN)FLAT PACKAGE
C-MOS 12-BIT A/D CONVERTER
—TOP VIEW—
28
VDRV
OVR
1
28
VDRV
25
ANA+
D0
2
V
27
DD
23
ANA_
D1
3
GND
26
22
REFT
19
VREF
D2
4
25
ANA+
18
SEL
20
REFB
D3
5
GND
24
14
CLK
D4
6
23
ANA_
D5
7
22
REFT
D6
8
21
CM
D7
9
20
REFB
INPUT
D8
10
19
VREF
ANA+
ANA_
D9
11
18
SEL
CLK
OE
D10
12
GND
17
REFB
REFT
D11
13
V
16
DD
SEL
OE
VDRV
CLK
14
15
VREF
OUTPUT
CM
D0 - D11
OVR
TIMING
14
CLK
CIRCUIT
25
12-BIT
ANA+
T/H
PIPELINED
23
ANA_
A/D CONVERTER
21
CM
REFERENCE LADDER
AND DRIVER
REFERENCE AND
MODE SELECT
INPUTS
OUTPUTS
D
Qn+1
S
R
CK
Qn+1
D
D
x
0
1
x
1
0
1
0
x
x
0
1
0
0
x
x
1
1
1
1
1
1
0
1
0
0
1
1
1
x
Qn
Qn
1
0
0
: LOW LEVEL
1
: HIGH LEVEL
x
: DON'T CARE
1
OVR
2
D0
3
D1
4
D2
5
D3
6
D4
7
D5
8
D6
9
D7
10
D8
11
D9
12
D10
13
D11
21
CM
OE
15
: ANALOG (+)
: COMPLEMENTARY ANALOG
: CONVERT CLOCK
: OUTPUT ENABLE
: BOTTOM REFERENCE VOLTAGE
: TOP REFERENCE VOLTAGE
: INPUT RANGE SELECT
: OUTPUT DRIVER VOLTAGE
: REFERENCE VOLTAGE SELECT
: COMMON MODE VOLTAGE
: DATA BIT
: OVER RANGE INDICATOR
2 - 13
ERROR
3-STATE
CORRECTION
D0 - D11
OUTPUTS
LOGIC
6-3
IC

Advertisement

loading