GOSUNCN ME3630 mini-PCIE Development Manual

Gsm/cdma/wcdma/ td-scdma/lte tdd/lte fdd module
Table of Contents

Advertisement

Quick Links

ME3630
-PCIE
MINI
H
D
G
ARDWARE
EVELOPMENT
UIDE OF
M
ODULE
Version: V1.5
Date: 2018-04-28
LTE Module Series
Website: www.gosuncnwelink.com
E-mail: welink@gosuncn.com

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ME3630 mini-PCIE and is the answer not in the manual?

Questions and answers

Summary of Contents for GOSUNCN ME3630 mini-PCIE

  • Page 1 ME3630 -PCIE MINI ARDWARE EVELOPMENT UIDE OF ODULE Version: V1.5 Date: 2018-04-28 LTE Module Series Website: www.gosuncnwelink.com E-mail: welink@gosuncn.com...
  • Page 2: Revision History

    Update the information of PIN 33 Update the picture of module Add information of Evaluation Board in chapter 1.3 V1.4 2017-10-24 Update the pin20&22 description Add information of ME3630-E&ME3630-J2A& ME3630-J2AS V1.5 2018-04-28 Update the document format All Rights reserved, No Spreading without GOSUNCN Permission...
  • Page 3: About This Document

    Printed Circuit Board Personal Digital Assistant Protocol Data Unit Password Authentication Protocol Point to Point Protocol Real Time Clock Short Messaging Service Surface Mount Technology Serial Peripheral Interface To Be Determined Transmission Control Protocol All Rights reserved, No Spreading without GOSUNCN Permission...
  • Page 4 USIM Universal Subscriber Identity Module Unsolicited result code Logic High level of input voltage Logic Low level of input voltage Logic High level of output voltage Logic Low level of output voltage All Rights reserved, No Spreading without GOSUNCN Permission...
  • Page 5: Safety Information

    If not so, GOSUNCN does not take on any liability for customer failure to comply with these precautions. Full attention must be given to driving at all times in order to reduce the risk of an accident. Using a mobile while driving (even with a hands free kit) cause distraction and can lead to an accident.
  • Page 6: Table Of Contents

    ................................24 IGNAL 4.9 LED_WWAN_N S ..............................25 IGNAL 4.10 (U)SIM C ..............................26 NTERFACE 4.11 USB I ................................27 NTERFACE 4.12 UART I ................................28 NTERFACE 4.12.1 D ............................28 ESCRIPTION OF All Rights reserved, No Spreading without GOSUNCN Permission...
  • Page 7 7.6.3 RF R ............................42 ECEIVING ENSITIVITY 7.7 ME3630-J2A T ................................42 7.7.1 C ............................42 URRENT ONSUMPTION 7.7.2 RF O ..............................43 UTPUT OWER 7.7.3 RF R ............................43 ECEIVING ENSITIVITY All Rights reserved, No Spreading without GOSUNCN Permission VIII...
  • Page 8: Figures

    Figure 6–2 RF Interface Testing Console (U.FL-R-SMT1 (80) of HRS Corporation) ......34 Figure 6–3 Testing Cable........................35 Figure 6–4 Profile Dimensions of RF antenna console ................ 35 Figure 6–5 The OTA test system of CTIA ..................... 36 All Rights reserved, No Spreading without GOSUNCN Permission...
  • Page 9 ME3630 mini-PCIE ME3630 mini-PCIE Hardware Development Guide ABLES Table 2-1 Information of ME3630 mini-PCIE ......................13 Table 2-2 Major Technical Parameters ........................14 Table 4-1 PIN Definitions ............................18 Table 4-2 Power Level of IO Interface ........................20 Table 4-3 WAKEUP_IN definition ......................... 22 Table 4-4 WAKEUP_OUT definition ........................
  • Page 10 Table 7-26 Averaged working current [2] ......................43 Table 7-27 Conducted RF Output Power ......................43 Table 7-28 Conducted RF Receiving Sensitivity Typical Value [1] ............... 43 Table 7-29 Conducted RF Receiving Sensitivity Typical Value [2] ............... 44 All Rights reserved, No Spreading without GOSUNCN Permission...
  • Page 11: About This Document

    1.1 A PPLICATION COPE This document is applicable as the hardware development guide of GOSUNCN ME3630 mini-PCIe modules (hereinafter referred to as the ME3630 module). ME3630 mini-PCIE is one module of GOSUNCN mini-PCIE Series currently. This document is intended for GOSUNCN customers to quickly understand ME3630 module interface specifications, electrical and mechanical details.
  • Page 12: Product Overview

    RODUCT VERVIEW ME3630 mini-PCIe is LTE wireless Internet modules with PCI Express Mini Card interface. It is widely applied to but not limited the various products and equipment such as laptops, vehicle-mounted terminals, and electric devices, by providing data services.
  • Page 13: Technical Parameters

    ARAMETERS The major features of ME3630 mini-PCIE can be described from the aspects of mechanic feature, base band, radio frequency, technical standard and environment feature. The table below is a list of the major technical parameters and features supported by products.
  • Page 14: Figure 2-1 System Connection Diagram

    ME3630 mini-PCIE ME3630 mini-PCIE Hardware Development Guide Figure 2–1 System Connection Diagram Main USIM UART PCI Express Mini Card W_DISABLE_N wireless Internet-access WAKEUP_OUT module WWAN_LED_N PERST_N All Rights reserved, No Spreading without GOSUNCN Permission...
  • Page 15: Mechanic Features

    The product employs the standard PCI Express Mini Card interface type, with its dimensions designed according to F2 type. Figure 3-1 illustrates the dimensions and slot compatibility of PCI Express Mini Card (Unit: mm). Figure 3–1 PCI Express Mini Card Dimensions Figure 3–2 Thickness of PCI Express Mini Card All Rights reserved, No Spreading without GOSUNCN Permission...
  • Page 16: Heat - Dissipation Design

    DISSIPATION ESIGN The heat-dissipation design of ME3630 mini-PCIE strictly complies with PCI Express Mini Card Electromechanical Specification Revision 1.2, October 26 2007. The heat sources are evenly distributed, and the product has a very excellent heat-dissipation design. To ensure that the product performance is fully played out, it is recommended to design the main board as follows: ...
  • Page 17: Description Of Pins

    PCIE Signal (VDD_PX) WAKEUP_OUT MP0: Module wakes up external AP,need to pull up externally. Active low MP1: Not connected V_MAIN V_MAIN Power supply 3.0~4.0V(Typ.3.3V/3.8V) Not connected Ground Not connected Not connected Not connected All Rights reserved, No Spreading without GOSUNCN Permission...
  • Page 18 MP1 : Module wakes up external AP,need to pull up externally. Active low UART_DCD RESET_IN 1.8V MP0: UART Carrier detects, Output. MP1: Module’s reset signal, Input pin. active low, the low level All Rights reserved, No Spreading without GOSUNCN Permission...
  • Page 19: Feature Of Digital Power Level

    The following table shows logic level specifications used in the module’s interface circuits: Table 4-2 Power Level of IO Interface Parameter Description Minimum Maximum Unit High-level input voltage 0.65*VDD_PX VDD_PX+0.3 Low-level input voltage -0.3 0.35*VDD_PX High-level output voltage VDD_PX-0.45 VDD_PX All Rights reserved, No Spreading without GOSUNCN Permission...
  • Page 20: Description Of Major Pin Signals

    The 3.3Vaux signal (PIN No: 2/24//39/41/52, Power Interface). This is the positive signal of 3.3V/3.8V power, and is also the input signaling of module’s power. The power supply is recommended to be within the range of 3.0~4.0V(Typ.3.3V/3.8V) All Rights reserved, No Spreading without GOSUNCN Permission...
  • Page 21: Wakeup_In Signal

    The resistors in Figure above is only the recommended value and they need to adjust according to the actual situation. There is anti-shake design with pin WAKEUP_IN internal, external processor need to pull-up or pull-down the pin last for at least 500ms. All Rights reserved, No Spreading without GOSUNCN Permission...
  • Page 22: Wakeup_Out Signal

    Do not directly connect this signal to the positive end of the power supply. When there is a call/SMS received by the module, it will output the level shown as the figure below through WAKEUP_OUT pin to wake the host. All Rights reserved, No Spreading without GOSUNCN Permission...
  • Page 23: W_Disable_N Signal

    Table 4-6 Definition and Description of RESET_IN Signal RESET_IN Module Status ‘1’ Module is in the normal working status. ‘0’ and t≥1s RF is in the OFF mode, Module will reset. All Rights reserved, No Spreading without GOSUNCN Permission...
  • Page 24: Led_Wwan_N Signal

    High power level ‘1’, 3.3V Not registered to the network The indicator is OFF. Low power level ‘0’, 0V Registered to the network The indicator is always on. Figure 4–9 Reference Design Circuit of LED_WWAN_N All Rights reserved, No Spreading without GOSUNCN Permission...
  • Page 25: U)Sim Card Interface

    The following Figure shows the reference design of as well as the recommended circuit of the USIM card. ESD circuit protection and UIM_DATA pull-up have been added in the board of ME3630 mini-PCIE. Figure 4–10 Connection Circuit of U(S)IM Card Signal...
  • Page 26: Usb Interface

    It is important to route the USB signal traces as differential pairs with total grounding. The impedance of USB differential trace is 90ohm. Pay attention to the influence of junction capacitance of ESD component on USB data lines. Typically, the capacitance value should be less than 2pF. All Rights reserved, No Spreading without GOSUNCN Permission...
  • Page 27: Uart Interface

    It is recommended that this UART interface be kept during the design and the testing point be reserved for the software interconnection. If the module’s UART interface is connected with the host device, and the UART PWL of host device matches with 1.8V, the connection mode is as shown in figure below. All Rights reserved, No Spreading without GOSUNCN Permission...
  • Page 28: Figure 4-13 Module Serial Port & Ap Application Processor

    The diode in this Figure is Schottky diode (forward voltage drop is 0.3V). If you select other diodes, please select one with lower forward voltage drop to make sure UART_RXD is below the threshold when inputting low level. All Rights reserved, No Spreading without GOSUNCN Permission...
  • Page 29: Figure 4-15 Uart Level Shifter From 1.8V To 3.3V

    The resistors in Figure below is only the recommended value and they need to adjust according to the actual situation. Figure 4–15 UART level shifter from 1.8V to 3.3V VCC_EXT VCC(3.3V) 33.2K 22pF AP(DTE) Module(DCE) UART_RXD(3V3) UART1_TX(1V8) VCC_EXT Module(DCE) AP(DTE) UART1_RX(1V8) UART_TXD(3V3) 100pF All Rights reserved, No Spreading without GOSUNCN Permission...
  • Page 30: Power Interface Design Guideline

    But if the network is in poor situation, its peak current will be great as shown in Figure 5-1 (when the module works under the EDGE/GPRS Time Slot (2-high 6-low) and CLASS10). If the module works under the 2-high work Time Slot, it requires greater current, and the voltage drop will occur accordingly. All Rights reserved, No Spreading without GOSUNCN Permission...
  • Page 31: Circuit Requirements Of Power Supply Output

    Use DCDC switching power supply and large storage capacitor on the kilo level to ensure the normal operation of the RF power amplifier to withstand these current peaks without big voltage drops. Advantage: All Rights reserved, No Spreading without GOSUNCN Permission...
  • Page 32: Figure 5-3 Dc/Dc Switching Power Supply

    Figure 5–4 LDO Power Supply  NOTE: The resistor and capacitor in the Figure 5-3 and Figure 5-4 is just for example, the use need to choose the proper ones according to the output voltage level. All Rights reserved, No Spreading without GOSUNCN Permission...
  • Page 33: Rf Antenna Design Guide

    U.FL_LP_088 of HRS Corporation, as shown in Figure 6-3. Profile Dimensions of RF antenna console is shown in Figure 6-4 (Unit: mm). For more information about mating connectors visit the website http://www.hirose-connectors.com/. Figure 6–1 Antennal Interface Diagram Figure 6–2 RF Interface Testing Console (U.FL-R-SMT1 (80) of HRS Corporation) All Rights reserved, No Spreading without GOSUNCN Permission...
  • Page 34: Antenna Indexes

    Active index is also called the OTA index, including TRP (all-round radiation power), TIS (all-round receiving sensitivity), radiation pattern, which is an important index measuring the radiation performance of the whole set (including the antenna, module, main board). All Rights reserved, No Spreading without GOSUNCN Permission...
  • Page 35: Test Methods For Whole -Set Antenna Ota

    The main RF instruments are integrated RF test equipment, Spectrum Analyzer, Network Analyzer. The radio equipments, Relay Switch Unit and PC with automatic test software are communicated via GPIB interface. Figure 6–5 The OTA test system of CTIA All Rights reserved, No Spreading without GOSUNCN Permission...
  • Page 36: Related Test

    ESD sensitive components. Proper ESD handling and packaging procedures must be applied throughout the processing, handling and operation of any application that incorporates the module. The following table shows the module electrostatics discharge characteristics. All Rights reserved, No Spreading without GOSUNCN Permission...
  • Page 37: Me3630-C Test

    The following table shows the RF output power of ME3630 C1A_MP0 module. Table 7-7 Conducted RF Output Power Frequency LTE FDD Band 1 23dBm ±2.7dB -39dBm LTE FDD Band 3 23dBm ±2.7dB -39dBm All Rights reserved, No Spreading without GOSUNCN Permission...
  • Page 38: Rf Receiving Sensitivity

    Table 7-10 Averaged standby DC power consumption [1] Parameter Condition Typical Value Unit OFF state Power down Base Current Flight Mode[Sleep] Table 7-11 Averaged working current [1] Parameter Condition Typical Value Unit All Rights reserved, No Spreading without GOSUNCN Permission...
  • Page 39: Rf Output Power

    -97 dBm -94 dBm LTE FDD Band 17 -97 dBm -94 dBm Table 7-15 Conducted RF Receiving Sensitivity Typical Value [2] Band Sensitivity WCDMA Band 2 -104.7 dBm WCDMA Band 5 -104.7 dBm All Rights reserved, No Spreading without GOSUNCN Permission...
  • Page 40: Me3630-E Test

    LTE FDD Band 3 23 ±2.7dBm -39dBm LTE FDD Band 7 23 ±2.7dBm -39dBm LTE FDD Band 8 23 ±2.7dBm -39dBm LTE FDD Band 20 23 ±2.7dBm -39dBm WCDMA Band 1 24+1/-3 dBm -50dBm All Rights reserved, No Spreading without GOSUNCN Permission...
  • Page 41: Rf Receiving Sensitivity

    Condition Typical Value Unit Bandwidth 5MHz 10MHz 15MHz 20MHz LTE FDD Band 1, Pout=23dBm LTE FDD Band 3, Pout=23dBm LTE FDD Band 5 ,Pout=23dBm LTE FDD Band 7,Pout=23dBm LTE FDD Band 8,Pout=23dBm All Rights reserved, No Spreading without GOSUNCN Permission...
  • Page 42: Rf Output Power

    Table 7-28 Conducted RF Receiving Sensitivity Typical Value [1] Band 5 MHz(dBm) 10 MHz(dBm) 15 MHz(dBm) 20 MHz(dBm) LTE FDD Band 1 -99.6 -94.1 LTE FDD Band 3 -99.8 -94.4 LTE FDD Band5 -101.2 -98.7 All Rights reserved, No Spreading without GOSUNCN Permission...
  • Page 43: Table 7-29 Conducted Rf Receiving Sensitivity Typical Value [2]

    LTE FDD Band 21 -105 -98.9 Table 7-29 Conducted RF Receiving Sensitivity Typical Value [2] Band Sensitivity(dBm) WCDMA Band 1 -110.6 WCDMA Band5 -110.8 WCDMA Band6 -110.3 WCDMA Band 8 -110.1 WCDMA Band 19 -110.2 All Rights reserved, No Spreading without GOSUNCN Permission...

Table of Contents